ADP3157JR-REEL Analog Devices Inc, ADP3157JR-REEL Datasheet
ADP3157JR-REEL
Specifications of ADP3157JR-REEL
Related parts for ADP3157JR-REEL
ADP3157JR-REEL Summary of contents
Page 1
FEATURES Active Voltage Positioning with Gain and Offset Adjustment Optimal Compensation for Superior Load Transient Response VRM 8.2, VRM 8.3 and VRM 8.4 Compliant 5-Bit Digitally Programmable 1 3.5 V Output Dual N-Channel Synchronous Driver Total Output ...
Page 2
ADP3157–SPECIFICATIONS Parameter OUTPUT ACCURACY 1.3 V Output Voltage 2.0 V Output Voltage 3.5 V Output Voltage OUTPUT VOLTAGE LINE REGULATION 2 INPUT DC SUPPLY CURRENT Normal Mode Shutdown CURRENT SENSE THRESHOLD VOLTAGE VID0–VID4 THRESHOLD Low High VID0–VID4 INPUT CURRENT VID0–VID4 ...
Page 3
... ORDERING GUIDE Temperature Package Model Range Description ADP3157JR +70 C 16-Lead SOIC R-16A/SO-16 CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3157 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges ...
Page 4
ADP3157 100k ADP3157 P VID1 1 SYSTEM 2 VID2 VID3 3 4 VID4 5 AGND SD 6 SENSE– SENSE+ 1nF Figure 2. Typical VRM8.2/8.3/8.4 Compliant Core DC/DC Converter Circuit ...
Page 5
V = 3.5V OUT V = 2.8V OUT 2.0V OUT 1.3V OUT 75 70 SEE FIGURE 2 65 1.4 2.8 4.2 5.6 7 8.4 9.8 11.2 12.6 14 OUTPUT CURRENT – ...
Page 6
ADP3157 ADP3157 DRIVE1 CMP 1k DRIVE2 C SENSE+ T SENSE– 4700pF AGND PGND OP27 100k 1.2V 0.1 F Figure 13. Closed-Loop Test Circuit for Accuracy THEORY OF OPERATION The ADP3157 uses a current-mode, constant-off-time control technique to ...
Page 7
Power Good The ADP3157 has an internal monitor that senses the output voltage and drives the PWRGD pin of the device. This pin is an open drain output whose high level (when connected to a pull- up resistor) indicates that ...
Page 8
ADP3157 10 m ESR. The two capacitors have a total ESR of 5.0 m when connected in parallel, which gives adequate margin. Inductor Selection The minimum inductor value can be calculated from ESR, off- time, dc output voltage and allowed ...
Page 9
The maximum rms current of the low side FET is RMSLS MAXLF LVALLEY LPEAK = 12.5 A rms The R for each FET can be derived from the allowable DS(ON) ...
Page 10
ADP3157 To correctly implement active voltage positioning, the low fre- quency output impedance (i.e., the output resistance) of the converter should be made equal to the maximum ESR of the output capacitor array. This can be achieved by having a ...
Page 11
If critical signal lines (including the voltage and current sense lines of the ADP3157) must cross through power circuitry best if a signal ground plane can be inter- posed between those signal lines and the traces of ...
Page 12
ADP3157 0.1574 (4.00) 0.1497 (3.80) OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 16-Lead SOIC (R-16A/SO-16) 0.3937 (10.00) 0.3859 (9.80 0.2440 (6.20) 0.2284 (5.80 PIN 1 0.0688 (1.75) 0.050 (1.27) BSC 0.0532 (1.35) 0.0098 (0.25) 0.0192 ...