SI5020-EVB Silicon Laboratories Inc, SI5020-EVB Datasheet - Page 2

• Manufacturer Part Number: SI5020-EVB
• Description: BOARD EVALUATION FOR SI5020
• Manufacturer: Silicon Laboratories Inc

Specifications of SI5020-EVB

• Main Purpose: Timing, Clock and Data Recovery (CDR)
• Utilized Ic / Part: SI5020
• Processor To Be Evaluated: Si5020
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Secondary Attributes: -
• Embedded: -
• Primary Attributes: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1129

Si5020-EVB
Functional Description
The evaluation board simplifies characterization of the
Si5020 Clock and Data Recovery (CDR) device by
providing access to all of the Si5020 I/Os. Device
performance can be evaluated by following the Test
Configuration section below. Specific performance
metrics include jitter tolerance, jitter generation, and
jitter transfer.
Power Supply
The evaluation board requires one 2.5 V supply. Supply
filtering is placed on the board to filter typical system
noise components, however, initial performance testing
should use a linear supply capable of supplying 2.5 V
±5% dc.
CAUTION: The evaluation board is designed so that the
body of the SMA jacks and GND are shorted. Care must
be taken when powering the PCB at potentials other
than GND at 0.0 V and VDD at 2.5 V relative to chassis
GND.
Self-Calibration
The Si5020 device provides an internal self-calibration
function that optimizes the loop gain parameters within
the internal DSPLL
high-to-low transition of the PWRDN/CAL signal while a
valid reference clock is supplied to the REFCLK input.
On the Si5020-EVB board, a voltage detector IC is
utilized to initiate self-calibration. The voltage detector
drives the PWRDN/CAL signal low after the supply
voltage has reached a specific voltage level. This circuit
is described in Silicon Laboratories application note
AN42. On the Si5020-EVB, the PWRDN/CAL signal is
also accessible via a jumper located in the lower left-
hand corner of the evaluation board. PWRDN/CAL is
wired to the signal post adjacent to the 2.5 V post.
Device Powerdown
The CDR can be powered down via the PWRDN/CAL
signal. When asserted the evaluation board will draw
minimal current. PWRDN/CAL is controlled via one
jumper located in the lower left-hand corner of the
evaluation board. PWRDN/CAL is wired to the signal
post adjacent to the 2.5 V post.
CLKOUT, DATAOUT, DATAIN
These high-speed I/Os are wired to the board perimeter
on 30 mil (0.030 inch) 50 Ω microstrip lines to the end-
launch SMA jacks as labeled on the PCB. These I/Os
are AC coupled to simplify direct connection to a wide
array of standard test hardware. Because each of these
signals are differential both the positive (+) and negative
(–) terminals must be terminated to 50 Ω. Terminating
only one side will adversely degrade the performance of
the CDR. The inputs are terminated on the die with 50 Ω
resistors.
2
TM
. Self-calibration is initiated by a
Rev. 1.0
To improve the DATAOUT eye-diagram, short 100 Ω
transmission line segments precede the 50 Ω high-
speed traces. These segments increase the interface
bandwidth from the chip to the 50 Ω traces and reduce
data inter-symbol-interference. Please refer to Silicon
Laboratories application note AN43 for more details.
Note: The 50 Ω termination is for each terminal/side of a dif-
REFCLK
REFCLK is used to center the frequency of the
DSPLL™ so that the device can lock to the data. Ideally
the REFCLK frequency should be 1/128th, 1/32nd, or
1/16th the VCO frequency and must have a frequency
accuracy
automatically recognizes the REFCLK frequency within
one of these three frequency ranges. Typical REFCLK
frequencies are given in Table 1. REFCLK is AC
coupled to the SMA jacks located on the top side of the
evaluation board.
RATESEL
RATESEL is used to configure the CDR to recover clock
and data at different data rates. RATESEL is a two bit
binary input that is controlled via two jumpers located in
the lower left-hand corner of the evaluation board.
RATESEL0/1 are wired to the center posts (signal post)
between 2.5 V and GND. For example, the OC-48 data
rate is selected by jumping RATESEL0 to 0.0 V and
RATESEL1 to 0.0 V.
The table given on the evaluation board lists
approximate data rates for the jumper configurations
shown in Figure 1. Applications with data rates within
±7% of the given data rate are also accommodated.
SONET/SDH
155.52 MHz
19.44 MHz
77.76 MHz
Table 1. Typical REFCLK Frequencies
ferential signal, thus the differential termination is actu-
ally 50 Ω + 50 Ω = 100 Ω.
of
78.125 MHz
156.25 MHz
19.53 MHz
±100 PPM.
Ethernet
Gigabit
166.63 MHz
15/14 FEC
SDH with
20.83 MHz
83.31 MHz
SONET/
Internally,
the
REFCLK
Ratio of
VCO to
128
32
16
CDR