CDB5361 Cirrus Logic Inc, CDB5361 Datasheet
CDB5361
Specifications of CDB5361
Related parts for CDB5361
CDB5361 Summary of contents
Page 1
... A/V receivers, DVD-R, CD-R, digital mixing consoles, and effects processors. ORDERING INFORMATION CS5361-KSZ -10° to 70°C 24-pin SOIC CS5361-KZZ -10° to 70°C 24-pin TSSOP Lead Free CS5361-DZZ -40° to 85°C 24-pin TSSOP Lead Free CDB5361 SCLK OVFL V REFGND L Serial Output Interface ...
Page 2
TABLE OF CONTENTS 1.0 CHARACTERISTICS AND SPECIFICATIONS ...................................................................... 4 Specified Operating Conditions ................................................................................................ 4 Absolute Maximum Ratings ...................................................................................................... 4 Analog Characteristics (CS5361-KSZ/KZZ).............................................................................. 5 Analog Characteristics (CS5361-DZZ) ..................................................................................... 6 Digital Filter Characteristics ...................................................................................................... 7 DC Electrical Characteristics .................................................................................................. 10 Digital Characteristics ...
Page 3
LIST OF FIGURES Figure 1. Single Speed Mode Stopband Rejection ..................................................... 8 Figure 2. Single Speed Mode Transition Band ........................................................... 8 Figure 3. Single Speed Mode Transition Band (Detail) .............................................. 8 Figure 4. Single Speed Mode Passband Ripple ......................................................... 8 ...
Page 4
CHARACTERISTICS AND SPECIFICATIONS All Min/Max characteristics and specifications are guaranteed over the specified operating conditions. Typical per- formance characteristics and specifications are derived from measurements taken at typical supply voltages and T = 25°C. A SPECIFIED OPERATING CONDITIONS GND ...
Page 5
ANALOG CHARACTERISTICS (CS5361-KSZ/KZZ) Test conditions (unless otherwise specified): Input test signal kHz sine wave; measurement bandwidth kHz. Parameter Single Speed Mode kHz Dynamic Range Total Harmonic Distortion + Noise ...
Page 6
ANALOG CHARACTERISTICS (CS5361-DZZ) Test conditions (unless otherwise specified): Input test signal kHz sine wave; measurement bandwidth kHz. Parameter Single Speed Mode Dynamic Range Total Harmonic Distortion + Noise Double Speed Mode Dynamic ...
Page 7
DIGITAL FILTER CHARACTERISTICS Parameter Single Speed Mode (2 kHz to 51 kHz sample rates) Passband (-0.1 dB) Passband Ripple Stopband Stopband Attenuation Total Group Delay (Fs = Output Sample Rate) Interchannel Phase Deviation Double Speed Mode (50 kHz to 102 ...
Page 8
Frequency (normalized to Fs) Figure 1. Single Speed Mode Stopband Rejection ...
Page 9
Frequency (normalized to Fs) Figure 7. Double Speed Mode Transition Band (Detail ...
Page 10
DC ELECTRICAL CHARACTERISTICS GND = 0 V, all voltages with respect to ground. MCLK=12.288 MHz; Master Mode. Parameter Power Supply Current (Normal Operation) Power Supply Current (Power-Down Mode) (Note 8) Power Consumption (Normal Operation VL, VD ...
Page 11
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT Logic “0” = GND = 0 V; Logic “1” = VL, C Parameter Output Sample Rate OVFL to LRCK edge setup time OVFL to LRCK edge hold time OVFL time-out on overrange condition Fs ...
Page 12
SCLK output t mslr LRCK output t sdo SDOUT MSB Figure 13. Master Mode, Left Justified SAI SCLK input LRCK input SDOUT Figure 15. Master Mode, I LRCK OVFL 12 CLK input LRCK input MSB-1 SDOUT ...
Page 13
LRCK Left Channel SCLK SDATA LRCK Left Channel SCLK SDATA LRCK SCLK O VFL_R O VFL ...
Page 14
PIN DESCRIPTIONS Pin Name # Pin Description RST 1 Reset (Input) - The device enters a low power mode when low. M/S 2 Master/Slave Mode (Input) - Selects operation as either clock master or slave. LRCK 3 Left Right ...
Page 15
TYPICAL CONNECTION DIAGRAM + 3 µ µ F 0.01 µ F FILT+ + 0.01 µ F **47 µ F REFGND 1 µ F 0.01 µ AINL+ Analog Input ...
Page 16
APPLICATIONS 4.1 Operational Mode/Sample Rate Range Select The output sample rate, Fs, can be adjusted from 2 kHz to 204 kHz. The CS5361 must be set to the proper speed mode via the mode pins, M1 and M0. Refer ...
Page 17
Master Mode In Master mode, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally derived from the master clock with the left/right clock equal to Fs and the serial clock equal to 64x Fs, as ...
Page 18
Power-up Sequence Reliable power-up can be accomplished by keeping the device in reset until the power supplies, clocks and config- uration pins are stable also recommended that reset be enabled if the analog or digital supplies drop ...
Page 19
... The FILT+ and VQ decoupling capacitors, particularly the 0.01 µF, must be positioned to minimize the electrical path from FILT+ and REFGND. The CDB5361 evaluation board demonstrates the optimum layout and power supply arrangements. To minimize digital noise, connect the ADC digital outputs only to CMOS inputs ...
Page 20
PARAMETER DEFINITIONS Dynamic Range The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified bandwidth made with ...
Page 21
PACKAGE DIMENSIONS 24L SOIC (300 MIL BODY) PACKAGE DRAWING 1 b SEATING PLANE e DIM ∝ DS467F2 E D INCHES MIN MAX MIN 0.093 0.104 2.35 0.004 0.012 0.10 0.013 ...
Page 22
TSSOP (4.4 mm BODY) PACKAGE DRAWING TOP VIEW INCHES DIM MIN 0.002 0.004 A2 0.03346 0.0354 b 0.00748 0.0096 D 0.303 0.307 E 0.248 0.2519 E1 0.169 0.1732 e -- 0.026 ...
Page 23
REVISION HISTORY Release Date Changes PP3 Mar 2003 Preliminary datasheet. PP4 Sept 2004 Include lead-free device ordering info. F1 Jan 2005 Improve Gain Error specification under Analog Characteristics. Specify Full-scale Input Voltage in terms of VA under Analog Characteristics. ...