AD9244-65PCB Analog Devices Inc, AD9244-65PCB Datasheet

no-image

AD9244-65PCB

Manufacturer Part Number
AD9244-65PCB
Description
BOARD EVAL FOR AD9244-65
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9244-65PCB

Rohs Status
RoHS non-compliant
Number Of Adc's
1
Number Of Bits
14
Sampling Rate (per Second)
65M
Data Interface
Parallel
Inputs Per Adc
1 Differential
Input Range
2 Vpp
Power (typ) @ Conditions
590mW @ 65MSPS
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD9244-65
FEATURES
14-bit, 40 MSPS/65 MSPS ADC
Low power
On-chip reference and sample-and-hold
750 MHz analog input bandwidth
SNR > 73 dBc to Nyquist @ 65 MSPS
SFDR > 86 dBc to Nyquist @ 65 MSPS
Differential nonlinearity error = ±0.7 LSB
Guaranteed no missing codes over full temperature range
1 V to 2 V p-p differential full-scale analog input range
Single 5 V analog supply, 3.3 V/5 V driver supply
Out-of-range indicator
Straight binary or twos complement output data
Clock duty cycle stabilizer
Output-enable function
48-lead LQFP package
APPLICATIONS
Communication subsystems (microcell, picocell)
Medical and high-end imaging equipment
Test and measurement equipment
GENERAL DESCRIPTION
The AD9244 is a monolithic, single 5 V supply, 14-bit,
40 MSPS/65 MSPS ADC with an on-chip, high performance
sample-and-hold amplifier (SHA) and voltage reference.
The AD9244 uses a multistage differential pipelined architec-
ture with output error correction logic to provide 14-bit
accuracy at 40 MSPS/65 MSPS data rates, and guarantees no
missing codes over the full operating temperature range.
The AD9244 has an on-board, programmable voltage reference.
An external reference can also be used to suit the dc accuracy
and temperature drift requirements of the application.
A differential or single-ended clock input controls all internal
conversion cycles. The digital output data can be presented in
straight binary or in twos complement format. An out-of-range
(OTR) signal indicates an overflow condition that can be used
with the most significant bit to determine low or high overflow.
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
550 mW at 65 MSPS
300 mW at 40 MSPS
14-Bit, 40 MSPS/65 MSPS A/D Converter
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
Fabricated on an advanced CMOS process, the AD9244 is
available in a 48-lead LQFP and is specified for operation over
the industrial temperature range (–40°C to +85°C).
PRODUCT HIGHLIGHTS
1. Low Power—The AD9244, at 550 mW, consumes a fraction
2. IF Sampling—The AD9244 delivers outstanding
3. Pin Compatibility—The AD9244 offers a seamless
4. On-Board Sample-and-Hold (SHA)—The versatile SHA
5. Out-of-Range (OTR) Indicator—The OTR output bit
6. Single Supply—The AD9244 uses a single 5 V power
CLK+
CLK–
VIN+
VIN–
DCS
of the power of currently available ADCs in existing high
speed solutions.
performance at input frequencies beyond the first Nyquist
zone. Sampling at 65 MSPS with an input frequency of
100 MHz, the AD9244 delivers 71 dB SNR and 86 dB SFDR.
migration from the 12-bit, 65 MSPS AD9226.
input can be configured for either single-ended or
differential inputs.
indicates when the input signal is beyond the AD9244’s
input range.
supply, simplifying system power supply design. It also
features a separate digital output driver supply to
accommodate 3.3 V and 5 V logic families.
AVDD
AGND
FUNCTIONAL BLOCK DIAGRAM
CML
SHA
TIMING
AD9244
VR
© 2005 Analog Devices, Inc. All rights reserved.
VREF SENSE
PIPELINE ADC
REFT REFB
10-STAGE
REFERENCE
Figure 1.
GND
REF
14
DGND
REGISTER
OUTPUT
DRVDD
AD9244
www.analog.com
14
DFS
OTR
D13 TO D0
OEB

Related parts for AD9244-65PCB

AD9244-65PCB Summary of contents

Page 1

... IF Sampling—The AD9244 delivers outstanding performance at input frequencies beyond the first Nyquist zone. Sampling at 65 MSPS with an input frequency of 100 MHz, the AD9244 delivers 71 dB SNR and 86 dB SFDR. 3. Pin Compatibility—The AD9244 offers a seamless migration from the 12-bit, 65 MSPS AD9226. ...

Page 2

... AD9244 TABLE OF CONTENTS Features .............................................................................................. 1 Functional Block Diagram .............................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Product Highlights ........................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 DC Specifications ......................................................................... 3 AC Specifications.......................................................................... 4 Digital Specifications ................................................................... 5 Switching Specifications .............................................................. 6 Absolute Maximum Ratings............................................................ 7 Explanation of Test Levels ........................................................... 7 ESD Caution.................................................................................. 7 Pin Configuration and Function Descriptions............................. 8 REVISION HISTORY 12/05—Rev Rev. C Updated Format ...

Page 3

... AD9244 Unit Bits Bits % FSR % FSR LSB LSB LSB LSB ppm/°C ppm/°C ppm/° kΩ LSB rms LSB rms V p μA MHz V ...

Page 4

... I −90.0 Full VI 25°C I Full IV 25°C I −84.6 Full IV 25°C V −84.1 25°C V −83.0 25°C V −60.7 Rev Page AD9244BST-40 Max Min Typ Max 73.4 75.3 72.1 74.7 72.8 68.3 73.2 75.1 72 74.4 72.4 56.3 11.9 12.2 11.7 12.1 11.7 9.1 −78.4 − ...

Page 5

... Full IV Full IV 2.4 Full IV Rev Page AD9244 AD9244BST-40 Max Min Typ Max −93.7 −92.8 −84.5 −56.6 82.5 93.7 81.4 91.8 84.5 56.6 AD9244BST-40 Max Min Typ Max 2 3.5 0.8 0.8 3.5 0.8 0 0.4 0.25 1.6 2 0.8 0.8 5 100 4.5 0.1 ...

Page 6

... Full V 15 Full – – – – – 3 Figure 2. Input Timing Rev Page AD9244BST-40 Typ Max Min Typ Max 2.95 0.05 0.05 2.8 0.4 0.4 AD9244BST-40 Max Min Typ Max Unit 40 MHz 500 500 kHz 11 Clock cycles 1.5 ns 0.3 ...

Page 7

... Sample tested only. Parameter is guaranteed by design and characterization testing. Parameter is a typical value only. 100% production tested at 25°C; guaranteed by design and characterization testing for industrial temperature range; 100% production tested at temperature extremes for military devices. AD9244 ...

Page 8

... REFGND REFB, REFT 43 DCS 45 CML 46, 47 VIN+, VIN– AGND 1 PIN 1 AGND 2 AVDD 3 AVDD 4 AGND 5 AD9244 CLK– 6 TOP VIEW (Not to Scale) CLK+ 7 NIC 8 OEB 9 D0 (LSB Figure 3. Pin Configuration Description Analog Ground. Analog Supply Voltage. Differential Clock Inputs. No Internal Connection. ...

Page 9

... Nyquist frequency, including harmonics, but excluding dc. Signal-to-Noise Ratio (SNR) The ratio of the rms signal amplitude to the rms value of the sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. Rev Page AD9244 /2) on the output CLOCK /2 ...

Page 10

... AD9244 Spurious-Free Dynamic Range (SFDR) The difference in dB between the rms amplitude of the input signal and the peak spurious signal. Temperature Drift The temperature drift for offset error and gain error specifies the maximum change from initial (25°C) value to the value at ...

Page 11

... DRVDD 200Ω DGND Figure 5. Three-State (OEB) AVDD 200Ω CLK BUFFER AGND Figure 6. CLK+, CLK− AVDD AGND Figure 7. VIN+, VIN− Figure 8. DFS, DCS, SENSE Figure 9. VREF, REFT, REFB, VR, CML Rev Page AD9244 AVDD 200Ω AGND AVDD AGND ...

Page 12

... AD9244 TYPICAL PERFORMANCE CHARACTERISTICS AVDD = 5.0 V, DRVDD = 3 SAMPLE mode voltage ( 2.5 V, input amplitude ( –20 –40 –60 –80 –100 –120 FREQUENCY (MHz) Figure 10. Single-Tone FFT SNR = 74.0dBc SFDR = 87.0dBc –20 –40 –60 –80 –100 –120 0 5.0 10.0 15.0 20.0 FREQUENCY (MHz) Figure 11. Single-Tone FFT – ...

Page 13

... Figure 21. THD vs. Temperature and Input Frequency, DCS Disabled Rev Page AD9244 2V SPAN 1V SPAN 100 120 INPUT FREQUENCY (MHz) Figure 19. SNR vs. Input Frequency 1V SPAN 2V SPAN 100 120 INPUT FREQUENCY (MHz) Figure 20 ...

Page 14

... AD9244 –100 FOURTH HARMONIC –95 THIRD HARMONIC –90 –85 –80 – INPUT FREQUENCY (MHz) Figure 22. Harmonics vs. Input Frequency 10MHz 20MHz SAMPE RATE (MSPS) Figure 23. SINAD/ENOB vs. Sample Rate 1.5 1.0 0.5 0 –0.5 –1.0 –1.5 0 4096 8192 CODES (14-Bit) Figure 24. Typical INL SECOND ...

Page 15

... 69.2 MHz and 70.6 MHz IN−1 IN−2 SFDR (dBFS) SNR (dBFS) SFDR (dBc) SFDR = 90dBc REFERENCE LINE SNR (dBc) –25 –20 –15 –10 A (dBFS) IN Figure 33. Dual-Tone SNR/SFDR vs. A with 139.2 MHz and f = 140.7 MHz IN−1 IN−2 AD9244 –5 –5 –5 ...

Page 16

... AD9244 0 –20 –40 –60 –80 –100 –120 FREQUENCY (MHz) Figure 34. Dual-Tone with f = 239.1 MHz and IN− 240.7 MHz ( IN−2 IN−1 IN−2 0 –10 –20 –30 –40 –50 –60 NOTE: SPUR FLOOR –70 BELOW 90dBFS @ 240MHz –80 –90 –100 –110 –120 FREQUENCY (MHz) Figure 35 ...

Page 17

... SHA to acquire the wrong input value and should be minimized. ANALOG INPUT AND REFERENCE OVERVIEW The differential input span of the AD9244 is equal to the poten- tial at the VREF pin. The VREF potential can be obtained from the internal AD9244 reference or an external source. ...

Page 18

... The range of valid inputs for VIN+ and VIN− is any combination that satisfies Equation 2, Equation 3, and Equation 4. For additional information showing the relationship between VIN+, VIN–, VREF, and the analog input range of the AD9244, see Table 8 and Table 9. ANALOG INPUT OPERATION ...

Page 19

... In Figure 46, the center tap is connected to a resistor divider providing a half supply voltage. It could also be connected to the CML pin of the AD9244. For IF sampling applications (70 MHz < f the 20 pF differential capacitor between VIN+ and VIN− be reduced or removed ...

Page 20

... Table 9 and are described in the next few sections. The actual reference voltages used by the internal circuitry of the AD9244 appear on the REFT and REFB pins. The voltages on these pins are symmetrical about midsupply or CML. For proper operation necessary to add a capacitor network to decouple these pins ...

Page 21

... Connect the DFS pin to AGND for straight binary and to AVDD for twos complement. Digital Output Driver Considerations The AD9244 output drivers can be configured to interface with 3.3 V logic families by setting DRVDD 3.3 V, respectively. The output drivers are sized to provide sufficient output current to drive a wide variety of logic families ...

Page 22

... MSB Figure 53. Overrange/Underrange Logic Digital Output Enable Function (OEB) The AD9244 has three-state ability. If the OEB pin is low, the output data drivers are enabled. If the OEB pin is high, the out- put data drivers are placed in a high impedance state. The three-state ability is not intended for rapid access to the data bus ...

Page 23

... AGND Figure 59. Single-Ended Clock Input, AC-Coupled Clock Power Dissipation Most of the power dissipated by the AD9244 is from the analog power supplies. However, lower clock speeds reduce digital supply current. Figure 60 shows the relationship between power and clock rate. 600 ...

Page 24

... LOCATE AS CLOSE AS POSSIBLE TO SUPPLY PINS. Figure 61. Analog Supply Decoupling Digital Supply Decoupling The digital activity on the AD9244 falls into two categories: correction logic and output drivers. The internal correction logic draws relatively small surges of current, mainly during the clock transitions. The output drivers draw large current impulses when the output bits change state ...

Page 25

... AD9244 and must be decoupled with a 0.1 μF capacitor. It sources or sinks a load 300 μA. If more current is required, the CML pin should be buffered with an amplifier internal bias point on the AD9244. It must be decoupled to AGND with a 0.1 μF capacitor. CML 0.1μF Figure 63. CML/VR Decoupling Rev ...

Page 26

... Connector S3. When using the transformer or AD8138 amplifier, a single-ended source can be used, as both of these devices are configured on the AD9244 evaluation board to convert single-ended signals to differential signels. Optimal AD9244 performance is achieved above 500 kHz by using the input transformer. To drive the AD9244 via the trans- former, connect solderable Jumper JP45 and Jumper JP46 ...

Page 27

... AVDD GND S4 2.5MHz INPUT BAND-PASS FILTER HP8644 xFMR EVALUATION BOARD S1/S5 CLOCK INPUT DIVIDER HP8644 CLOCK Figure 64. Evaluation Board Connections Rev Page Jumpers 11, 13 12 18A 9, 18B – + – + DUT GND DUT DVDD AVDD DVDD AD9244 OUTPUT DSP BUSS EQUIPMENT J1 AD9244 ...

Page 28

... AD9244 CW Figure 65. AD9244 Evaluation Board, ADC, External Reference, and Power Supply Circuitry Rev Page ...

Page 29

... EJECTORS NO MALE ANGLE RIGHT HEADER Figure 66. AD9244 Evaluation Board, Clock Input, and Digital Output Buffer Circuitry Rev Page AD9244 ...

Page 30

... R47 5 33Ω ADT4- R36 3 NC= 2 XFMRINPUT S4 T1-1TX65 5 P R24 49.9Ω Figure 67. AD9244 Evaluation Board, Analog Input Circuitry Rev Page AVDD C7 0.1μF JP42 JP40 C44 DNP R21 JP45 33Ω VIN+ C24 R22 20pF JP46 33Ω VIN– C43 JP41 ...

Page 31

... Figure 68. AD9244 Evaluation Board, PCB Assembly, Top Figure 69. AD9244 Evaluation Board, PCB Assembly, Bottom Rev Page AD9244 ...

Page 32

... AD9244 Figure 70. AD9244 Evaluation Board, PCB Layer 1 (Top) Figure 71. AD9244 Evaluation Board, PCB Layer 2 (Ground Plane) Rev Page ...

Page 33

... Figure 72. AD9244 Evaluation Board, PCB Layer 3 (Power Plane) Figure 73. AD9244 Evaluation Board, PCB Layer 4 (Bottom) Rev Page AD9244 ...

Page 34

... RV3299UP 10 kΩ RCTS766 22 Ω RCA74204 22 Ω SMA200UP DIP06RCUP T1-1TX65 MINI_CD637 ADT4-6T TBLK06REM LOOPTP RED LOOPMINI WHT LOOPTP BLK LQFP-48 AD9244 R-8 AD8138 SO8 MC10EL16 TSSOP14 74VHC04MTC SOIC-8 AD822 SOL20 74VHC541 ...

Page 35

... Item Qty. Reference Designator 50 14 Sockets for through resistors 51 2 C56, C57 Total 183 1 Do not place. Description Solder sockets Rev Page AD9244 Package Value 1 DNP ...

Page 36

... AD9244BSTRL-40 –40°C to +85°C 1 AD9244BSTZ-40 –40°C to +85°C AD9244BSTZRL-40 1 –40°C to +85°C AD9244-65PCB AD9244-40PCB Pb-free part. © 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C02404-0-12/05(C) 0.75 1.60 ...

Related keywords