C8051F010-TB Silicon Laboratories Inc, C8051F010-TB Datasheet - Page 114

no-image

C8051F010-TB

Manufacturer Part Number
C8051F010-TB
Description
BOARD PROTOTYPING W/C8051F010
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of C8051F010-TB

Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Figure 16.2 shows a typical SMBus configuration. The SMBus interface will work at any voltage between 3.0V
and 5.0V and different devices on the bus may operate at different voltage levels. The SCL (serial clock) and SDA
(serial data) lines are bi-directional. They must be connected to a positive power supply voltage through a pull-up
resistor or similar circuit. When the bus is free, both lines are pulled high. Every device connected to the bus must
have an open-drain or open-collector output for both the SCL and SDA lines. The maximum number of devices on
the bus is limited only by the requirement that the rise and fall times on the bus will not exceed 300ns and 1000ns,
respectively.
16.1.
It is assumed the reader is familiar with or has access to the following supporting documents:
1. The I
2. The I
3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.
Supporting Documents
VDD = 5V
2
2
C-bus and how to use it (including specifications), Philips Semiconductor.
C-Bus Specification -- Version 2.0, Philips Semiconductor.
Figure 16.2. Typical SMBus Configuration
VDD = 3V
Master
Device
Rev. 1.7
Device 1
VDD = 5V
Slave
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
Device 2
VDD = 3V
Slave
SDA
SCL
114

Related parts for C8051F010-TB