MC100EPT25 ON Semiconductor, MC100EPT25 Datasheet

no-image

MC100EPT25

Manufacturer Part Number
MC100EPT25
Description
Differential LVECL/ECL to LVTTL Translator
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC100EPT25D
Manufacturer:
NEC
Quantity:
236
Part Number:
MC100EPT25D
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC100EPT25D
Manufacturer:
MOT
Quantity:
3 039
Part Number:
MC100EPT25D
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC100EPT25DG
Manufacturer:
ON Semiconductor
Quantity:
68
Part Number:
MC100EPT25DG
Manufacturer:
ON11
Quantity:
1 005
Part Number:
MC100EPT25DR2
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100EPT25DR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100EPT25DTG
Manufacturer:
ON Semiconductor
Quantity:
45
Part Number:
MC100EPT25DTR2G
Manufacturer:
ON
Quantity:
200
MC100EPT25
Differential LVECL/ECL to
LVTTL Translator
translator. This device requires +3.3V, –3.3V to –5.2V, and ground.
The small outline 8–lead SOIC package and the single gate of the
EPT25 make it ideal for applications which require the translation of a
clock or data signal.
input mode. In this mode the VBB output is tied to the D input for a
non–inverting buffer or the D input for an inverting buffer. If used, the
VBB pin should be bypassed to ground via a 0.01mF capacitator.
May, 2000 – Rev. 1
The MC100EPT25 is a Differential LVECL/ECL to LVTTL
The VBB output allows the EPT25 to also be used in a single–ended
For Additional Information, See Application Note AND8003/D
Oxygen Index 28 to 34
1.1ns Typical Propagation Delay
275MHz Fmax (Clock bit stream, not pseudo–random)
Differential LVECL/ECL inputs
Small Outline SOIC Package
24mA TTL outputs
Flow Through Pinouts
Internal Input Resistors: Pulldown on D, Pulldown and Pullup on D
Q Output will default LOW with inputs open or at GND
ESD Protection: >4000V HBM, >200V MM
V BB Output
New Differential Input Common Mode Range
Moisture Sensitivity Level 1, Indefinite Time Out of Drypack.
Flammability Rating: UL–94 code V–0 @ 1/8”,
Transistor Count = 111 devices
Semiconductor Components Industries, LLC, 2000
Figure 1. 8–Lead Pinout (Top View) and Logic Diagram
VBB
V EE
D
D
1
2
3
4
LVECL
LVTTL
8
7
6
5
V CC
Q
NC
GND
1
*For additional information, see Application Note
MC100EPT25D
MC100EPT25DR2
MC100EPT25DT
MC100EPT25DTR2
AND8002/D
8
GND
8
D, D
V CC
V BB
V EE
PIN
Q
Device
1
1
ORDERING INFORMATION
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
PIN DESCRIPTION
http://onsemi.com
Differential LVECL Input Pair
CASE 948R
DT SUFFIX
CASE 751
Output Reference Voltage
D SUFFIX
TSSOP–8
SO–8
TSSOP–8
TSSOP–8
Package
Negative Supply
SO–8
SO–8
Positive Supply
Publication Order Number:
LVTTL Output
FUNCTION
Ground
DIAGRAMS*
MC100EPT25/D
8
1
8
1
MARKING
98 Units / Rail
98 Units / Rail
2500 / Reel
2500 / Reel
Shipping
HPT25
ALYW
ALYW
HR25

Related parts for MC100EPT25

MC100EPT25 Summary of contents

Page 1

... MC100EPT25 Differential LVECL/ECL to LVTTL Translator The MC100EPT25 is a Differential LVECL/ECL to LVTTL translator. This device requires +3.3V, –3.3V to –5.2V, and ground. The small outline 8–lead SOIC package and the single gate of the EPT25 make it ideal for applications which require the translation of a clock or data signal. ...

Page 2

... CC = +3.3V, GND = 0V –3.3V), all other pins floating. 2. All loading with 500 ohms to GND 20pF IHCMR min varies 1:1 with max varies 1:1 with Input and output parameters vary 1:1 with MC100EPT25 Parameter Continuous Surge { ...

Page 3

... V PP Input Voltage Swing (Differential) (Note 7 Output Rise/Fall Times (0.8V – 2.0V) 6. Skews are measured between outputs under identical conditions. 7. 200mV input guarantees full logic swing at the output. MC100EPT25 0.3V; GND = 0V –3.3V Characteristic 0.3V; GND = 0V) – Min Typ Max Min ...

Page 4

... A C SEATING PLANE 0. 0. MC100EPT25 SO–8 D SUFFIX CASE 751–06 ISSUE T NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME C Y14.5M, 1994. 2. DIMENSIONS ARE IN MILLIMETER. 3. DIMENSION D AND E DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION ...

Page 5

... L –U– PIN 1 IDENT 0.15 (0.006 –V– C 0.10 (0.004) D –T– SEATING G PLANE MC100EPT25 TSSOP–8 DT SUFFIX CASE 948R–02 ISSUE A NOTES Y14.5M, 1982 FLASH. PROTRUSIONS OR GATE BURRS. MOLD 0.25 (0.010) FLASH OR GATE BURRS SHALL NOT EXCEED ...

Page 6

... Notes MC100EPT25 http://onsemi.com 6 ...

Page 7

... Notes MC100EPT25 http://onsemi.com 7 ...

Page 8

... Email: ONlit–asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5740–2745 Email: r14525@onsemi.com ON Semiconductor Website: http://onsemi.com For additional information, please contact your local Sales Representative. http://onsemi.com 8 MC100EPT25/D ...

Related keywords