PIC12F629T-E/SN Microchip Technology, PIC12F629T-E/SN Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC12F629T-E/SN
Manufacturer Part Number
PIC12F629T-E/SN
Description
IC MCU CMOS 8BIT 1K FLASH 8-SOIC
Manufacturer
Microchip Technology
Series
PIC® 12Fr
Datasheets
1.PIC12F629T-ISN.pdf
(136 pages)
2.PIC12F629T-ISN.pdf
(8 pages)
3.PIC12F629T-ISN.pdf
(24 pages)
Specifications of PIC12F629T-E/SN
Core Size
8-Bit
Program Memory Size
1.75KB (1K x 14)
Core Processor
PIC
Speed
20MHz
Peripherals
POR, WDT
Number Of I /o
5
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
8-SOIC (3.9mm Width)
Controller Family/series
PIC12
No. Of I/o's
6
Eeprom Memory Size
128Byte
Ram Memory Size
64Byte
Cpu Speed
20MHz
No. Of Timers
2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Connectivity
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
PIC12F629-E/SNTR
PIC12F629-E/SNTR
PIC12F629T-E/SNTR
PIC12F629-E/SNTR
PIC12F629T-E/SNTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC12F629T-E/SN
Manufacturer:
Microchip Technology
Quantity:
25 993
2.3.1.9
After this command is performed and Calibration bits are
erased, the entire program memory is erased. If data is
code-protected, data memory will also be erased.
To perform a bulk erase of the program memory, the
following sequence must be performed.
1.
2.
3.
4.
5.
If the address is pointing to the ID/configuration
program memory (0x2000-0x201F), then both the user
memory and the ID locations will be erased.
FIGURE 2-12:
© 2005 Microchip Technology Inc.
Note 1: The OSCCAL word and BG bits must be
Read OSCCAL 0x3FF.
Verify RETLW instruction for OSCCAL location.
Read Configuration Word.
Do a Bulk Erase Program Memory command.
Wait T
CLOCK
GP1
GP0
DATA
Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively.
2: The OSCCAL location must contain the
(1)
(1)
ERA
read prior to erasing the device and
restored
operation. OSCCAL is at location 0x3FF
and the BG bits are bits 12 and 13 of the
Configuration Word (0x2007).
RETLW instruction within its data in order
to be verified properly. The data in the
OSCCAL location should be ‘11 01xx
xxxx
care” bits and are ignored by the
programmer.
Bulk Erase Program Memory
to complete bulk erase.
xxxx,’ where the x’s are “don’t
T
BULK ERASE PROGRAM MEMORY COMMAND
SET
during
1
1
1
the
PIC12F629/675/PIC16F630/676
T
HLD
programming
2
0
1
Program/Verify Test mode
T
3
0
SET
1
4
1
T
HLD
5
1
x
x
6
T
T
ERA
DLY
1
1
x
Next Command
2
DS41191D-page 11
0