PIC12CE518-04/SM Microchip Technology, PIC12CE518-04/SM Datasheet - Page 317

• Manufacturer Part Number: PIC12CE518-04/SM
• Description: IC MCU OTP 512X12 W/EE 8-SOIJ
• Manufacturer: Microchip Technology
• Series: PIC® 12Cr

Specifications of PIC12CE518-04/SM

• Core Size: 8-Bit
• Program Memory Size: 768B (512 x 12)
• Core Processor: PIC
• Speed: 4MHz
• Peripherals: POR, WDT
• Number Of I /o: 5
• Program Memory Type: OTP
• Eeprom Size: 16 x 8
• Ram Size: 25 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Controller Family/series: PIC12
• No. Of I/o's: 6
• Eeprom Memory Size: 16Byte
• Ram Memory Size: 25Byte
• Cpu Speed: 4MHz
• No. Of Timers: 1
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: XLT08SO-1 - SOCKET TRANSITION 8SOIC 150/208AC164312 - MODULE SKT FOR PM3 16SOICISPICR1 - ADAPTER IN-CIRCUIT PROGRAMMING309-1048 - ADAPTER 8-SOIC TO 8-DIP309-1047 - ADAPTER 8-SOIC TO 8-DIPAC124001 - MODULE SKT PROMATEII 8DIP/SOIC
• Data Converters: -
• Connectivity: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

17.4.12
17.4.12.1 BF Status Flag
17.4.12.2 SSPOV Status Flag
17.4.12.3 WCOL Status Flag
1997 Microchip Technology Inc.
I
2
C Master Mode Reception
Master mode reception is enabled by programming the receive enable bit, RCEN
(SSPCON2<3>).
The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes
(high to low/low to high), and data is shifted into the SSPSR. After the falling edge of the eighth
clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into
the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set, and the baud rate generator is sus-
pended from counting, holding SCL low. The SSP is now in IDLE state, awaiting the next com-
mand. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can
then send an acknowledge bit at the end of reception, by setting the acknowledge sequence
enable bit, ACKEN (SSPCON2<4>).
In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from
SSPSR. It is cleared when the SSPBUF register is read.
In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR, and the BF
flag bit is already set from a previous reception.
If the user writes the SSPBUF when a receive is already in progress (i.e. SSPSR is still shifting
in a data byte), then the WCOL bit is set and the contents of the buffer are unchanged (the write
doesn’t occur).
Note:
The SSP Module must be in an IDLE STATE before the RCEN bit is set, or the
RCEN bit will be disregarded.
Preliminary
Section 17. MSSP
DS31017A-page 17-41
17