ATTINY85V-10PU Atmel, ATTINY85V-10PU Datasheet
![IC AVR MCU 8K 10MHZ 8DIP](/photos/6/50/65033/313-8-dip_sml.jpg)
ATTINY85V-10PU
Specifications of ATTINY85V-10PU
Related parts for ATTINY85V-10PU
ATTINY85V-10PU Summary of contents
Page 1
Features • High Performance, Low Power AVR • Advanced RISC Architecture – 120 Powerful Instructions – Most Single Clock Cycle Execution – General Purpose Working Registers – Fully Static Operation • Non-volatile Program and Data Memories – ...
Page 2
Pin Configurations Figure 1-1. Pinout ATtiny25/45/85 (PCINT5/RESET/ADC0/dW) PB5 (PCINT3/XTAL1/CLKI/OC1B/ADC3) PB3 (PCINT4/XTAL2/CLKO/OC1B/ADC2) PB4 (PCINT5/RESET/ADC0/dW) PB5 (PCINT3/XTAL1/CLKI/OC1B/ADC3) PB3 (PCINT4/XTAL2/CLKO/OC1B/ADC2) PB4 NOTE: Bottom pad should be soldered to ground. DNC: Do Not Connect 1.1 Pin Descriptions 1.1.1 VCC Supply voltage. 1.1.2 GND ...
Page 3
The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port B also serves the functions of various special features of the ATtiny25/45/85 as listed in “Alternate Functions ...
Page 4
Overview The ATtiny25/45/ low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny25/45/85 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to ...
Page 5
... Reset. ADC Noise Reduction mode stops the CPU and all I/O modules except ADC, to minimize switching noise during ADC conversions. The device is manufactured using Atmel’s high density non-volatile memory technology. The On-chip ISP Flash allows the Program memory to be re-programmed In-System through an SPI serial interface conventional non-volatile memory programmer On-chip boot code running on the AVR core ...
Page 6
... About 3.1 Resources A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr. 3.2 Code Examples This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation ...
Page 7
Register Summary Address Name Bit 7 0x3F SREG I 0x3E SPH – 0x3D SPL SP7 0x3C Reserved 0x3B GIMSK – 0x3A GIFR – 0x39 TIMSK – 0x38 TIFR – 0x37 SPMCSR – 0x36 Reserved 0x35 MCUCR BODS 0x34 MCUSR ...
Page 8
Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written. 2. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI ...
Page 9
Instruction Set Summary Mnemonics Operands ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K Subtract ...
Page 10
Mnemonics Operands ROR Rd Rotate Right Through Carry ASR Rd Arithmetic Shift Right SWAP Rd Swap Nibbles BSET s Flag Set BCLR s Flag Clear BST Rr, b Bit Store from Register to T BLD Rd, b Bit load from ...
Page 11
... For Speed vs see CC 4. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering informa- tion and minimum quantities. 5. For Typical and Electrical characteristics for this device please consult Appendix A, ATtiny25/V Specification at 105°C. ...
Page 12
... Substances (RoHS). 3. For Speed vs see 21.3 “Speed” on page CC 4. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering informa- tion and minimum quantities. 8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8S2 8-lead, 0.200" ...
Page 13
... Wide, Plastic Dual Inline Package (PDIP) 8S2 8-lead, 0.200" Wide, Plastic Gull-Wing Small Outline (EIAJ SOIC) 20M1 20-pad 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) 2586M–AVR–07/10 (1) Ordering Code ATtiny85V-10PU ATtiny85V-10SU ATtiny85V-10SH ATtiny85V-10MU ATtiny85-20PU ATtiny85-20SU ATtiny85-20SH ATtiny85-20MU 21.3 “ ...
Page 14
Packaging Information 7.1 8P3 Top View PLCS Side View Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information. 2. Dimensions A and L are measured ...
Page 15
... Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information. 2. Mismatch of the upper and lower dies and resin burrs aren't included. 3. Determines the true geometric position. 4. Values b,C apply to plated terminal. The standard thickness of the plating layer shall measure between 0.007 to .021 mm. Package Drawing Contact: packagedrawings@atmel.com 2586M–AVR–07/ ...
Page 16
S8S1 Top View e Side View L End View Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-012 for proper dimensions, tolerances, datums,etc. 2325 Orchard Parkway San Jose, CA 95131 R ATtiny25/45/ ...
Page 17
Top View e Side View Note: These drawings are for general information only. Refer to JEDEC Drawing MO-153AC. 2325 Orchard Parkway San Jose, CA 95131 R 2586M–AVR–07/ ...
Page 18
D 1 Pin TOP VIEW D2 Pin #1 Notch (0. BOTTOM VIEW Reference JEDEC Standard MO-220, Fig. 1 (SAW Singulation) WGGD-5. Note: 2325 Orchard Parkway San Jose, CA 95131 R ATtiny25/45/85 18 ...
Page 19
Errata 8.1 Errata ATtiny25 The revision letter in this section refers to the revision of the ATtiny25 device. 8.1.1 Rev D and E No known errata. 8.1.2 Rev B and C • EEPROM read may fail at low supply ...
Page 20
Errata ATtiny45 The revision letter in this section refers to the revision of the ATtiny45 device. 8.2.1 Rev F and G No known errata 8.2.2 Rev D and E • EEPROM read may fail at low supply voltage / ...
Page 21
Similarly, if supply voltage can not be raised above 2V then operating fre- quency should be more than 2 MHz. This feature is known to be temperature dependent but it has not been characterised. Guidelines are given ...
Page 22
When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code. Problem Fix/Work around Do not set Lock Bit Protection Mode 3 when the application code needs to read ...
Page 23
Errata ATtiny85 The revision letter in this section refers to the revision of the ATtiny85 device. 8.3.1 Rev B and C No known errata. 8.3.2 Rev A • EEPROM read may fail at low supply voltage / low clock ...
Page 24
Datasheet Revision History 9.1 Rev. 2586M-07/10 1. Clarified 2. Added Ordering Codes -SN and -SNR for ATtiny25 extended temperature. 9.2 Rev. 2586L-06/10 1. Added: – TSSOP for ATtiny45 in – – – Extended temperature in – Tape & reel ...
Page 25
Added Figures: – – – – 5. Updated Figure: – 6. Updated Tables: – – – – – – – – 7. Updated Code Example in Section: ...
Page 26
Updated Package Description in Sections: – – – 11. Updated Package Drawing: – 12. Updated Order Codes for: – 9.4 Rev. 2586J-12/ 10. 11. 12. 13. 14. 15. 16. ...
Page 27
Rev. 2586I-09/ 10. 11. 12. 13. 9.6 Rev. 2586H-06/ 2586M–AVR–07/10 Updated bit R/W descriptions in: ...
Page 28
Rev. 2586G-05/ 10. 11. 9.8 Rev. 2586F-04/ 9.9 Rev. 2586E-03/ 9.10 Rev. 2586D-02/ ...
Page 29
Rev. 2586B-05/ 9.13 Rev. 2586A-02/05 Initial revision. 2586M–AVR–07/10 CLKI added, instances of EEMWE/EEWE renamed EEMPE/EEPE, removed some TBD. Removed “Preliminary Description” from Updated “Features” on page 1. Updated Figure 1-1 ...
Page 30
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...