PIC18F24K20-I/ML Microchip Technology, PIC18F24K20-I/ML Datasheet - Page 4
![IC PIC MCU FLASH 8KX16 28QFN](/photos/6/81/68120/150-28-qfn_sml.jpg)
PIC18F24K20-I/ML
Manufacturer Part Number
PIC18F24K20-I/ML
Description
IC PIC MCU FLASH 8KX16 28QFN
Manufacturer
Microchip Technology
Series
PIC® XLP™ 18Fr
Datasheets
1.PIC18F25K20T-ISS.pdf
(42 pages)
2.PIC18F25K20T-ISS.pdf
(12 pages)
3.PIC18F25K20T-ISS.pdf
(14 pages)
4.PIC18F25K20T-ISS.pdf
(456 pages)
5.PIC18F26K20-ISO.pdf
(430 pages)
Specifications of PIC18F24K20-I/ML
Program Memory Type
FLASH
Program Memory Size
16KB (8K x 16)
Package / Case
28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
Core Processor
PIC
Core Size
8-Bit
Speed
64MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
24
Eeprom Size
256 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 11x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
768 B
Interface Type
CCP/ECCP/EUSART/I2C/MSSP/SPI
Maximum Clock Frequency
64 MHz
Number Of Programmable I/os
25
Number Of Timers
4
Operating Supply Voltage
3 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DV164136
Minimum Operating Temperature
- 40 C
On-chip Adc
11-ch x 10-bit
Package
28QFN EP
Device Core
PIC
Family Name
PIC18
Maximum Speed
64 MHz
Height
0.88 mm
Length
6 mm
Supply Voltage (max)
3.6 V
Supply Voltage (min)
1.8 V
Width
6 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164322 - MODULE SOCKET MPLAB PM3 28/44QFN
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
PIC18F24/25/44/45K20
8. Module: MSSP SPI
9. Module: MSSP SPI
10. Module: MSSP SPI
11. Module: EUSART
DS80366G-page 4
In SPI Master mode, when the CKE bit is cleared
and the SMP bit is set, the last bit of the incoming
data stream (bit 0) at the SDI pin will not be
sampled properly.
Work around
None.
Affected Silicon Revisions
In SPI Master mode, when CKE bit is set, the
SSPBUF will reload the SSPSR output shift register
on every high-to-low transition of the SS pin.
Work around
Avoid using the SS pin when the CKE bit is set and
the MSSP is configured for SPI Master mode.
Affected Silicon Revisions
When SPI is enabled in Master mode with
CKE = 1 and CKP = 0, a 1/F
occur on the SCK pin.
Work around
Configure SCK pin as an input until after the MSSP
is setup.
Affected Silicon Revisions
In Synchronous Master mode, when the SPBRG is
set to an odd number, the duty cycle of the CK
output will be skewed by one baud clock count.
Work around
High values of SPBRG will minimize the effect of
this anomaly.
Affected Silicon Revisions
A4
A4
A4
A4
X
X
X
X
A7
A7
A7
A7
X
X
X
X
A9
A9
A9
A9
X
X
X
X
AB
AB
AB
AB
X
X
X
X
OSC
wide pulse will
12. Module: EUSART
13. Module: EUSART
14. Module: Internal Fixed Voltage Reference
In Synchronous Master mode, when the SPBRG is
set to 3 and the TXREG is written while the
previous character is still in the TX shift register, the
LS bit of the TXREG character may be corrupted
during transmission.
Work around
When SPBRG is set to 3, wait until the TRMT bit of
the TXSTA register is set before loading TXREG
with the next character to be transmitted.
Affected Silicon Revisions
In Synchronous Master mode, if the SPBRG
register is equal to 0 when the TXEN bit is set, then
writing to TXREG will properly start transmission.
However, the clock will be improperly out of phase
with the data bits and the clock will not stop at the
end of the character transmission.
Work around
Set SPBRG register to non-zero value before
setting the TXEN bit.
Affected Silicon Revisions
The FVRST bit of the CVRCON2 register activates
prematurely (Rev. A4 and A7 only).
Work around
Wait an additional 20 µs after FVRST is sensed
high before using the fixed voltage reference.
Enable the FVR by setting the FVREN bit of the
CVRCON2
peripheral that automatically enables the FVR.
Peripherals that automatically enable the FVR
include the Brown-out Reset, the High/Low
Voltage Detect, and the HFINTOSC.
Affected Silicon Revisions
A4
A4
A4
X
X
X
A7
A7
A7
X
X
X
(FVR)
register
A9
A9
A9
X
X
© 2009 Microchip Technology Inc.
AB
AB
AB
X
X
before
activating
any