ATTINY24V-10MU Atmel, ATTINY24V-10MU Datasheet - Page 4
![IC MCU AVR 2K FLASH 10MHZ 20-QFN](/photos/6/87/68751/313-20-qfn_sml.jpg)
ATTINY24V-10MU
Manufacturer Part Number
ATTINY24V-10MU
Description
IC MCU AVR 2K FLASH 10MHZ 20-QFN
Manufacturer
Atmel
Series
AVR® ATtinyr
Specifications of ATTINY24V-10MU
Core Processor
AVR
Core Size
8-Bit
Speed
10MHz
Connectivity
USI
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
12
Program Memory Size
2KB (1K x 16)
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-MLF®, QFN
Cpu Family
ATtiny
Device Core
AVR
Device Core Size
8b
Frequency (max)
10MHz
Interface Type
SPI/USI
Total Internal Ram Size
128Byte
# I/os (max)
12
Number Of Timers - General Purpose
2
Operating Supply Voltage (typ)
2.5/3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
1.8V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
20
Package Type
MLF
Processor Series
ATTINY2x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
128 B
Maximum Clock Frequency
10 MHz
Number Of Programmable I/os
12
Number Of Timers
2
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
For Use With
ATSTK600-DIP40 - STK600 SOCKET/ADAPTER 40-PDIP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAGATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK505 - ADAPTER KIT FOR 14PIN AVR MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY24V-10MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
2. Overview
4
ATtiny24/44/84
ATtiny24/44/84 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC
architecture. By executing powerful instructions in a single clock cycle, the ATtiny24/44/84
achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize
power consumption versus processing speed.
Figure 2-1.
The AVR core combines a rich instruction set with 32 general purpose working registers. All 32
registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent
registers to be accessed in one single instruction executed in one clock cycle. The resulting
architecture is more code efficient while achieving throughputs up to ten times faster than con-
ventional CISC microcontrollers.
GND
VCC
Block Diagram
PROGRAMMING
INSTRUCTION
PROGRAM
PROGRAM
REGISTER
INSTRUCTION
COUNTER
CONTROL
DECODER
FLASH
LINES
LOGIC
DATA REGISTER
PORT A
PORT A DRIVERS
ISP INTERFACE
PA7-PA0
REGISTERS
POINTER
REGISTER
PURPOSE
GENERAL
STATUS
STACK
SRAM
ALU
X
Y
Z
REG.PORT A
DATA DIR.
8-BIT DATABUS
ADC
MCU CONTROL
MCU STATUS
OSCILLATOR
WATCHDOG
INTERRUPT
REGISTER
REGISTER
INTERNAL
COUNTER0
COUNTER1
EEPROM
TIMER/
TIMER/
DATA REGISTER
TIMER
UNIT
PORT B
PORT B DRIVERS
PB3-PB0
OSCILLATORS
CALIBRATED
OSCILLATOR
TIMING AND
REG.PORT B
INTERNAL
CONTROL
DATA DIR.
8006KS–AVR–10/10