PIC16F84-10/P Microchip Technology, PIC16F84-10/P Datasheet - Page 244
![IC MCU FLASH 1KX14 EE 18DIP](/photos/6/76/67657/18-dip_300mil__sml.jpg)
PIC16F84-10/P
Manufacturer Part Number
PIC16F84-10/P
Description
IC MCU FLASH 1KX14 EE 18DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F688T-ISL.pdf
(688 pages)
2.PIC16LF84A-04P.pdf
(125 pages)
3.PIC16LF84A-04P.pdf
(4 pages)
Specifications of PIC16F84-10/P
Program Memory Type
FLASH
Program Memory Size
1.75KB (1K x 14)
Package / Case
18-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
10MHz
Peripherals
POR, WDT
Number Of I /o
13
Eeprom Size
64 x 8
Ram Size
68 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
68 B
Maximum Clock Frequency
10 MHz
Number Of Programmable I/os
13
Number Of Timers
1
Operating Supply Voltage
2 V to 6 V
Maximum Operating Temperature
+ 70 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
ICE2000
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DVA16XP180 - ADAPTER DEVICE FOR MPLAB-ICEAC164010 - MODULE SKT PROMATEII DIP/SOIC
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F84-10/P
Manufacturer:
MICROCHIP
Quantity:
4 499
Part Number:
PIC16F84-10/P
Manufacturer:
MIC
Quantity:
20 000
- Current page: 244 of 688
- Download datasheet (3Mb)
PICmicro MID-RANGE MCU FAMILY
15.4.1.4
15.4.2
15.4.3
DS31015A-page 15-24
Clock Arbitration
Master Mode (Firmware)
Multi-Master Mode (Firmware)
Clock arbitration has the SCL pin to inhibit the master device from sending the next clock pulse.
The SSP module in I
to the SSP interrupt (SSPIF bit is set and the CKP bit is cleared). The data that needs to be trans-
mitted will need to be written to the SSPBUF register, and then the CKP bit will need to be set to
allow the master to generate the required clocks.
Master mode of operation is supported by interrupt generation on the detection of the START and
STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP
module is disabled. Control of the I
with both the S and P bits clear.
In master mode the SCL and SDA lines are manipulated by clearing the corresponding TRIS
bit(s). The output level is always low, irrespective of the value(s) in the PORT register. So when
transmitting data, a '1' data bit must have it’s TRIS bit set (input) and a '0' data bit must have it’s
TRIS bit cleared (output). The same scenario is true for the SCL line with the TRIS bit.
The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):
• START condition
• STOP condition
• Data transfer byte transmitted/received
Master mode of operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011)
or with the slave active (SSPM3:SSP0 = 1110 or 1111). When the slave modes are enabled, the
software needs to differentiate the source(s) of the interrupt.
In multi-Master mode, the interrupt generation on the detection of the START and STOP condi-
tions allows the determination of when the bus is free. The STOP (P) and START (S) bits are
cleared from a reset or when the SSP module is disabled. Control of the I
when the P bit (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the
bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition
occurs.
In Multi-Master operation, the SDA line must be monitored to see if the signal level is the
expected output level. This check only needs to be done when a high level is output. If a high level
is expected and a low level is present, the device needs to release the SDA and SCL lines (set
the TRIS bits). There are two stages where this arbitration can be lost, they are:
• Address transfer
• Data transfer
When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the
address transfer stage, communication to the device may be in progress. If addressed an ACK
pulse will be generated. If arbitration was lost during the data transfer stage, the device will need
to retransfer the data at a later time.
2
C slave mode will hold the SCL pin low when the CPU needs to respond
2
C bus may be taken when the P bit is set, or the bus is idle
1997 Microchip Technology Inc.
2
C bus may be taken
Related parts for PIC16F84-10/P
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC16F84](/images/manufacturer_photos/0/4/440/microchip_technology_inc__tmb.jpg)
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
![PIC16F84-04/P](/photos/6/76/67657/18-dip_300mil__tmb.jpg)
Part Number:
Description:
IC MCU FLASH 1KX14 EE 18DIP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F84-04/SO](/photos/6/76/67656/150-18-soic_tmb.jpg)
Part Number:
Description:
IC MCU FLASH 1KX14 EE 18SOIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F84-10/SO](/photos/6/76/67656/150-18-soic_tmb.jpg)
Part Number:
Description:
IC MCU FLASH 1KX14 EE 18SOIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F84-10I/P](/photos/6/76/67657/18-dip_300mil__tmb.jpg)
Part Number:
Description:
IC MCU FLASH 1KX14 EE 18DIP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F84-04I/P](/photos/6/76/67657/18-dip_300mil__tmb.jpg)
Part Number:
Description:
IC MCU FLASH 1KX14 EE 18DIP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F84-04I/SO](/photos/6/76/67656/150-18-soic_tmb.jpg)
Part Number:
Description:
IC MCU FLASH 1KX14 EE 18SOIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F84-10I/SO](/photos/6/76/67656/150-18-soic_tmb.jpg)
Part Number:
Description:
IC MCU FLASH 1KX14 EE 18SOIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-E/ML](/photos/16/3/160361/qfn20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 QFN 4x4mm TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-E/P](/photos/16/12/161290/pdip20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 PDIP .300in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-E/SO](/photos/16/12/161297/soic20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SOIC .300in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-E/SS](/photos/16/12/161299/ssop20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SSOP .209in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-I/ML](/photos/16/3/160361/qfn20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 QFN 4x4mm TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-I/P](/photos/16/12/161290/pdip20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 PDIP .300in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-I/SO](/photos/16/12/161297/soic20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SOIC .300in TUBE
Manufacturer:
Microchip Technology
Datasheet: