PIC18LF2610-I/SP Microchip Technology, PIC18LF2610-I/SP Datasheet

IC MCU FLASH 32KX16 28SDIP

PIC18LF2610-I/SP

Manufacturer Part Number
PIC18LF2610-I/SP
Description
IC MCU FLASH 32KX16 28SDIP
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18LF2610-I/SP

Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
25
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Ram Size
3.8K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 10x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-DIP (0.300", 7.62mm)
Processor Series
PIC18LF
Core
PIC
Data Bus Width
8 bit
Data Ram Size
3968 B
Interface Type
CCP, ECCP, EUSART, I2C, MSSP, SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
25
Number Of Timers
1 x 8
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DV164136
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
Data Rom Size
3968 B
Height
3.3 mm
Length
34.67 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Width
7.24 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
The PIC18F2515/2610/4515/4610 family Rev. B5 parts
you have received conform functionally to the Device
Data Sheet (DS39636C), except for the anomalies
described below. Any Data Sheet Clarification issues
related to the PIC18F2515/2610/4515/4610 family will
be reported in a separate Data Sheet errata. Please
check the Microchip web site for any existing issues.
The
PIC18F2515/2610/4515/4610 family devices with
these Device/Revision IDs:
All of the issues listed here will be addressed in future
revisions of the PIC18F2515/2610/4515/4610 family
silicon.
TABLE 1:
© 2008 Microchip Technology Inc.
Param
70
The Device IDs (DEVID1 and DEVID2) are located at
addresses
configuration space. They are shown in binary in the
format “DEVID2 DEVID1”.
No.
Part Number
PIC18F2515
PIC18F2610
PIC18F4515
PIC18F4610
following
T
T
PIC18F2515/2610/4515/4610 Rev. B5 Silicon Errata
SS
SS
Symbol
L2
L2
3FFFFEh:3FFFFFh
SC
SC
EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)
H,
L
silicon
0000 1100 101
0000 1100 001
0000 1100 111
0000 1100 011
SS↓ to SCK↓ or SCK↑ Input
Device ID
errata apply
in
PIC18F2515/2610/4515/4610
Revision ID
the
Characteristic
0 0111
0 0111
0 0111
0 0111
only
device’s
to
1. Module: MSSP
In SPI Slave mode, with slave select enabled
(SSPM<3:0> = 0b0100), the minimum time
between the falling edge of the SS pin and the first
SCK edge is greater than specified in parameter 70
in Table 25-16. The updated specification is shown
in bold in Table 1.
The minimum time between the SS pin low and an
SSPBUF write is also 3 T
the SS pin occurs greater than 3 T
first SCK edge or loading SSPBUF, the peripheral
will function correctly. Also, if SSPBUF is written
prior to the SS pin going low, the peripheral will
function correctly.
Work around
None.
Date Codes that pertain to this issue:
All engineering and production devices.
3 T
Min
CY
Max Units Conditions
CY
. If the falling edge of
ns
DS80416A-page 1
CY
before the

Related parts for PIC18LF2610-I/SP

PIC18LF2610-I/SP Summary of contents

Page 1

... © 2008 Microchip Technology Inc. PIC18F2515/2610/4515/4610 1. Module: MSSP In SPI Slave mode, with slave select enabled (SSPM<3:0> = 0b0100), the minimum time between the falling edge of the SS pin and the first SCK edge is greater than specified in parameter 70 in Table 25-16. The updated specification is shown in bold in Table 1 ...

Page 2

... TX and RX signals to be inverted (polarity reversed). Register 17-3, on page 194, will be changed as shown on page 3. Work around None required. Date Codes that pertain to this issue: All engineering and production devices. (BAUDCON<4>) and RXDTP © 2008 Microchip Technology Inc. ...

Page 3

... ABDEN: Auto-Baud Detect Enable bit Asynchronous mode Enable baud rate measurement on the next character. Requires reception of a Sync field (55h); cleared in hardware upon completion Baud rate measurement disabled or completed Synchronous mode: Unused in this mode. © 2008 Microchip Technology Inc. R/W-0 R/W-0 U-0 TXCKP BRG16 — ...

Page 4

... T 5. Execute a NOP instruction. (This is the second T Date Codes that pertain to this issue: All engineering and production devices. Synchronous Receiver Transmitter (EUSART) delay after re-enabling the EUSART. CY Receive Interrupts (RCIE bit, delay.) CY delay.) CY © 2008 Microchip Technology Inc. ...

Page 5

... Rev A Document (10/2008) Initial release of this errata. Includes silicon issues 1- 2 (MSSP), 3 (Enhanced Capture/Compare/PWM – ECCP), 4 (Enhanced Universal Synchronous Receiver Transmitter – EUSART), 5 (Master Synchronous Serial Port – MSSP) and 6 (Enhanced Universal Synchronous Receiver Transmitter – EUSART). © 2008 Microchip Technology Inc. DS80416A-page 5 ...

Page 6

... PIC18F2515/2610/4515/4610 FAMILY NOTES: DS80416A-page 6 © 2008 Microchip Technology Inc. ...

Page 7

... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 8

... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...

Related keywords