PIC18LF2539-I/SP Microchip Technology, PIC18LF2539-I/SP Datasheet - Page 20
![IC MCU FLASH 12KX16 EE A/D 28DIP](/photos/6/59/65908/150-28-dip_sml.jpg)
PIC18LF2539-I/SP
Manufacturer Part Number
PIC18LF2539-I/SP
Description
IC MCU FLASH 12KX16 EE A/D 28DIP
Manufacturer
Microchip Technology
Series
PIC® 18Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC18F2439-ISO.pdf
(322 pages)
3.PIC18F2439-ISO.pdf
(6 pages)
4.PIC18F2439-ISO.pdf
(34 pages)
Specifications of PIC18LF2539-I/SP
Core Size
8-Bit
Program Memory Size
24KB (12K x 16)
Core Processor
PIC
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
21
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
1408 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 5x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-DIP (0.300", 7.62mm)
Controller Family/series
PIC18
No. Of I/o's
21
Eeprom Memory Size
256Byte
Ram Memory Size
1.375KB
Cpu Speed
40MHz
No. Of Timers
4
Processor Series
PIC18LF
Core
PIC
Data Bus Width
8 bit
Data Ram Size
1408 B
Interface Type
I2C, SPI, AUSART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
21
Number Of Timers
16 bit
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
DV164005, DV164136
Minimum Operating Temperature
- 40 C
On-chip Adc
5 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
PIC18FXX39
4.0
4.1
Data EEPROM is accessed one byte at a time via an
Address Pointer, EEADR, and a data latch, EEDATA.
Data EEPROM is read by loading EEADR with the
desired memory location and initiating a memory read
by appropriately configuring the EECON1 register. The
data will be loaded into EEDATA, where it may be
serially output on SDATA via the 4-bit command, ‘0010’
(shift out data holding register). A delay of P6 must be
introduced after the falling edge of the 8th SCLK of the
operand to allow SDATA to transition from an input to
an output. During this time, SCLK must be held low
(see Figure 4-2).
The command sequence to read a single byte of data
is shown in Table 4-1.
TABLE 4-1:
FIGURE 4-2:
DS30480C-page 20
Step 1: Direct access to Data EEPROM.
Step 2: Set the Data EEPROM Address Pointer.
Step 3: Initiate a memory read.
Step 4: Load data into the serial data holding register.
Note 1: The <LSB> is undefined; the <MSB> is the data.
4-bit Command
SCLK
SDATA
0000
0000
0000
0000
0000
0000
0000
0010
READING THE DEVICE
Read Data EEPROM Memory
1
0
2
9E A6
9C A6
0E <Addr>
6E A9
80 A6
50 A8
6E F5
<LSB><MSB>
1
READ DATA EEPROM MEMORY
3
0
SHIFT OUT DATA HOLDING REGISTER TIMING (0010)
Data Payload
4
0
P5
SDATA = Input
1
2
3
BCF EECON1, EEPGD
BCF EECON1, CFGS
MOVLW <Addr>
MOVWF EEADR
BSF EECON1, RD
MOVF EEDATA, W, 0
MOVWF TABLAT
Shift Out Data
4
5
6
Preliminary
7
8
(1)
P6
FIGURE 4-1:
9
LSb
P14
10 11
1
Core Instruction
2
SDATA = Output
12
Shift Data Out
3
13
4
No
14
5
Move to TABLAT
Shift Out Data
15 16
READ DATA EEPROM
FLOW
6
2010 Microchip Technology Inc.
Address
Read
Done?
Byte
Start
Done
Set
MSb
P5A
Yes
Fetch Next 4-bit Command
1
n
SDATA = Input
2
n
3
n
4
n