DSPIC30F6013A-30I/PF Microchip Technology, DSPIC30F6013A-30I/PF Datasheet - Page 18

• Manufacturer Part Number: DSPIC30F6013A-30I/PF
• Description: IC DSPIC MCU/DSP 132K 80TQFP
• Manufacturer: Microchip Technology
• Series: dsPIC™ 30Fr

Specifications of DSPIC30F6013A-30I/PF

• Core Processor: dsPIC
• Core Size: 16-Bit
• Speed: 30 MIPs
• Connectivity: CAN, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, LVD, POR, PWM, WDT
• Number Of I /o: 68
• Program Memory Size: 132KB (44K x 24)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 5.5 V
• Data Converters: A/D 16x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 80-TQFP, 80-VQFP
• Core Frequency: 40MHz
• Core Supply Voltage: 5.5V
• Embedded Interface Type: CAN, I2C, SPI, UART
• No. Of I/o's: 68
• Flash Memory Size: 132KB
• Supply Voltage Range: 2.5V To 5.5V
• Package: 80TQFP
• Device Core: dsPIC
• Family Name: dsPIC30
• Maximum Speed: 30 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 16 Bit
• Number Of Programmable I/os: 68
• Interface Type: CAN/I2C/SPI/UART
• On-chip Adc: 16-chx12-bit
• Number Of Timers: 5
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: DM300024 - KIT DEMO DSPICDEM 1.1AC164314 - MODULE SKT FOR PM3 80PFAC30F001 - MODULE SOCKET DSPIC30F 80TQFPXLT80PT2 - SOCKET TRANSITION ICE 80TQFPDV164005 - KIT ICD2 SIMPLE SUIT W/USB CABLE
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

dsPIC30F Family Reference Manual
35.3.3.3
Figure 35-10: SPI Master, Frame Slave Connection Diagram
Figure 35-11: SPI Master, Frame Slave Timing (FRMDLY = 0)
Figure 35-12: SPI Master, Frame Slave Timing (FRMDLY = 1)
DS70272B-page 35-18
SPI Master, Frame Slave Mode
(FRMPOL = 1)
(FRMPOL = 0)
(FRMPOL = 1)
(FRMPOL = 0)
(SPI1 Master, Framed Slave)
(CKP = 1)
(CKP = 0)
(CKP = 1)
(CKP = 0)
Write to SPI1BUF
In the SPI Master/Frame Slave mode, the module generates the clock signal but uses the Slave
module frame synchronization signal for data transmission (Figure 35-10). This mode is enabled
by setting the MSTEN, FRMEN and SPIFSD bits to ‘1’.
In this mode, the SS1 pin is an input and is sampled on the sample edge of the SPI1 clock. When
it is sampled in its active state, data will be transmitted on the subsequent transmit edge of the
SPI1 clock. The interrupt flag, SPI1IF, is set when the transmission is complete. The user
application must make sure that the correct transmission data is loaded into the SPI1BUF before
the signal is received at the SS1 pin.
SDO1
SDO1
SCK1
SCK1
SCK1
SCK1
SDI1
SDI1
SS1
SS1
SS1
SS1
dsPIC30F
Write to SPI1BUF
SDO1
SCK1
SDI1
SS1
Sample SS1 pin for Pulse
Serial Clock
Frame Synchronization
Pulse
bit 15
bit 15
bit 15
bit 15
SDI1
SDO1
SCK1
SS1
bit 14
bit 14
bit 14
bit 14
Pulse Generated by SS1;
Receive Samples at SDI1
Receive Samples at SDI1
PROCESSOR 2
bit 13
bit 13
bit 13
bit 13
© 2008 Microchip Technology Inc.
bit 12
bit 12
bit 12
bit 12