PIC16F631-I/P Microchip Technology, PIC16F631-I/P Datasheet - Page 60

• Manufacturer Part Number: PIC16F631-I/P
• Description: IC PIC MCU FLASH 1KX14 20DIP
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16F631-I/P

• Program Memory Type: FLASH
• Program Memory Size: 1.75KB (1K x 14)
• Package / Case: 20-DIP (0.300", 7.62mm)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 20MHz
• Peripherals: Brown-out Detect/Reset, POR, WDT
• Number Of I /o: 18
• Eeprom Size: 128 x 8
• Ram Size: 64 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC16F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 64 B
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 17
• Number Of Timers: 2
• Operating Supply Voltage: 2 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014, DM164120-4
• Minimum Operating Temperature: - 40 C
• Data Rom Size: 128 B
• Height: 3.3 mm
• Length: 26.16 mm
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 4.5 V
• Width: 6.35 mm
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 658-1047-5 - BOARD EVALUATION ACCESSTOUCHAC162061 - HEADER INTRFC MPLAB ICD2 20PINAC164039 - MODULE SKT PROMATE II 20DIP/SOICACICE0203 - MPLABICE 20P 300 MIL ADAPTER
• Data Converters: -
• Connectivity: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC16F631/677/685/687/689/690
FIGURE 3-9:
TABLE 3-2:
DS41262C-page 58
CONFIG
OSCCON
OSCTUNE
PIE1
PIR1
Legend:
Note 1:
Clock Monitor Output
Name
2:
Sample Clock
(2)
Note:
x = unknown, u = unchanged, – = unimplemented locations read as ‘0’. Shaded cells are not used by oscillators.
Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.
See Configuration Word register (Register 14-1) for operation of all register bits.
OSCFIF
System
Output
Clock
Bit 7
CPD
—
—
—
—
(Q)
SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES
The system clock is normally at a much higher frequency than the sample clock. The relative frequencies in
this example have been chosen for clarity.
FSCM TIMING DIAGRAM
IRCF2
ADIE
ADIF
Bit 6
CP
—
MCLRE
IRCF1
RCIE
RCIF
Bit 5
—
Test
PWRTE
IRCF0
TUN4
Bit 4
TXIE
TXIF
Preliminary
WDTE
SSPIE
SSPIF
OSTS
TUN3
Bit 3
CCP1IE
CCP1IF
FOSC2
TUN2
Bit 2
HTS
Test
TMR2IE
TMR2IF
FOSC1
Oscillator
Failure
TUN1
Bit 1
LTS
TMR1IE
TMR1IF
FOSC0
TUN0
Bit 0
SCS
© 2006 Microchip Technology Inc.
Detected
-110 x000
---0 0000
-000 0000
-000 0000
POR, BOR
Value on
Failure
—
Test
-110 x000
---u uuuu
-000 0000
-000 0000
Resets
Value on
all other
—
(1)