PIC24FJ32GA002-E/ML Microchip Technology, PIC24FJ32GA002-E/ML Datasheet - Page 13
![IC PIC MCU FLASH 32K 28-QFN](/photos/6/81/68120/150-28-qfn_sml.jpg)
PIC24FJ32GA002-E/ML
Manufacturer Part Number
PIC24FJ32GA002-E/ML
Description
IC PIC MCU FLASH 32K 28-QFN
Manufacturer
Microchip Technology
Series
PIC® 24Fr
Datasheets
1.PIC24FJ16GA002-ISS.pdf
(52 pages)
2.PIC24FJ16GA002-ISS.pdf
(268 pages)
3.PIC24FJ16GA002-ISS.pdf
(22 pages)
4.PIC24FJ64GA004-EPT.pdf
(262 pages)
Specifications of PIC24FJ32GA002-E/ML
Program Memory Type
FLASH
Program Memory Size
32KB (11K x 24)
Package / Case
28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
Core Processor
PIC
Core Size
16-Bit
Speed
32MHz
Connectivity
I²C, PMP, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
21
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 10x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Processor Series
PIC24FJ
Core
PIC
Data Bus Width
16 bit
Data Ram Size
8 KB
Interface Type
I2C, IrDA, SPI, UART
Maximum Clock Frequency
32 MHz
Number Of Programmable I/os
21
Number Of Timers
5
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DM240011, DM300027, DV164033, MA240013, AC164127, DM240002
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 10 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DM240011 - KIT STARTER MPLAB FOR PIC24F MCUAC162088 - HEADER MPLAB ICD2 24FJ64GA004 28AC164336 - MODULE SOCKET FOR PM3 28/44QFNDV164033 - KIT START EXPLORER 16 MPLAB ICD2
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC24FJ32GA002-E/ML
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
PIC24FJ32GA002-E/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
3.2.1
The SIX control code allows execution of the
PIC24FJXXXGA0XX family assembly instructions.
When the SIX code is received, the CPU is suspended
for 24 clock cycles, as the instruction is then clocked into
the internal buffer. Once the instruction is shifted in, the
state machine allows it to be executed over the next four
PGC clock cycles. While the received instruction is
executed, the state machine simultaneously shifts in the
next 4-bit command (see Figure 3-2).
FIGURE 3-2:
3.2.1.1
There are some differences between executing instruc-
tions normally and using the SIX ICSP command. As a
result, the code examples in this specification may not
match those for performing the same functions during
normal device operation.
The important differences are:
• Two-word instructions require two SIX operations
• Two-cycle instructions require two SIX operations.
• The CPU does not automatically stall to account
© 2008 Microchip Technology Inc.
PGCx
PGDx
to clock in all the necessary data.
Examples of two-word instructions are GOTO and
CALL.
The first SIX operation shifts in the instruction and
begins to execute it. A second SIX operation – which
should shift in a NOP to avoid losing data – provides
the CPU clocks required to finish executing the
instruction.
Examples of two-cycle instructions are table read
and table write instructions.
for pipeline changes.
A CPU stall occurs when an instruction modifies a
register that is used for Indirect Addressing by the
following instruction.
P2
0
1
Execute PC – 1,
Control Code
Fetch SIX
0
2
SIX SERIAL INSTRUCTION
EXECUTION
P3
0
Differences Between Execution of
SIX and Normal Instructions
3
0
4
0
5
SIX SERIAL EXECUTION
Memory Entry
0
6
Program
Only for
0
7
0
8
0
9
P4
LSB X
1
2
P1B
X
P1A
3
X
4
P1
PGDx = Input
X
5
X
24-Bit Instruction Fetch
6
X
Coming out of Reset, the first 4-bit control code is
always forced to SIX and a forced NOP instruction is
executed by the CPU. Five additional PGCx clocks are
needed on start-up, resulting in a 9-bit SIX command
instead of the normal 4-bit SIX command.
After the forced SIX is clocked in, ICSP operation
resumes as normal. That is, the next 24 clock cycles
load the first instruction word to the CPU.
• The device Program Counter (PC) continues to
Note:
During normal operation, the CPU automatically
will force a NOP while the new data is read. When
using ICSP, there is no automatic stall, so any
indirect
register should be preceded by a NOP.
For example, the instructions, mov #0x0,W0 and
mov [W0],W1, must have a NOP inserted
between them.
If a two-cycle instruction modifies a register that is
used indirectly, it will require two following NOPs: one
to execute the second half of the instruction and a
second to stall the CPU to correct the pipeline.
Instructions such as tblwtl [W0++],[W1]
should be followed by two NOPs.
automatically increment during ICSP instruction
execution, even though the Flash memory is not
being used.
As a result, the PC may be incremented to point to
invalid memory locations. Invalid memory spaces
include unimplemented Flash addresses and the
vector space (locations 0x0 to 0x1FF).
If the PC points to these locations, the device will
reset, possibly interrupting the ICSP operation. To
prevent this, instructions should be periodically
executed to reset the PC to a safe space. The
optimal method to accomplish this is to perform a
GOTO 0x200.
7
PIC24FJXXXGA0XX
X
8
X
17
X
To account for this forced NOP, all example
code in this specification begin with a NOP
to ensure that no data is lost.
references
18 19 20 21 22
X
X
X
X
to
X MSB
a
23 24
recently
DS39768D-page 13
P4A
Next Control Code
Instruction, Fetch
0
Execute 24-Bit
1
modified
0
2
0
3
0
4