PIC12F510-E/P Microchip Technology, PIC12F510-E/P Datasheet - Page 76
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC12F510-E/P
Manufacturer Part Number
PIC12F510-E/P
Description
IC PIC MCU FLASH 1KX14 8DIP
Manufacturer
Microchip Technology
Series
PIC® 12Fr
Datasheets
1.PIC12F510-ISN.pdf
(124 pages)
2.PIC12F510-ISN.pdf
(8 pages)
3.PIC12F510-ISN.pdf
(20 pages)
Specifications of PIC12F510-E/P
Core Size
8-Bit
Program Memory Size
1.5KB (1K x 12)
Core Processor
PIC
Speed
8MHz
Peripherals
POR, WDT
Number Of I /o
5
Program Memory Type
FLASH
Ram Size
38 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
8-DIP (0.300", 7.62mm)
Controller Family/series
PIC12
No. Of I/o's
6
Ram Memory Size
38Byte
Cpu Speed
8MHz
No. Of Timers
1
Digital Ic Case Style
DIP
Processor Series
PIC12F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
38 B
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
5
Number Of Timers
1
Maximum Operating Temperature
+ 125 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DV164101, DV164120, DM163029
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit, 3 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC162070 - HEADER INTRFC MPLAB ICD2 8/14PDM163029 - BOARD PICDEM FOR MECHATRONICS
Eeprom Size
-
Connectivity
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC12F510-E/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC12F510/16F506
BTFSS
Syntax:
Operands:
Operation:
Status Affected: None
Description:
CALL
Syntax:
Operands:
Operation:
Status Affected: None
Description:
CLRF
Syntax:
Operands:
Operation:
Status Affected: Z
Description:
DS41268D-page 74
Bit Test f, Skip if Set
[ label ] BTFSS f,b
0 ≤ f ≤ 31
0 ≤ b < 7
skip if (f<b>) = 1
If bit ‘b’ in register ‘f’ is ‘1’, then the
next instruction is skipped.
If bit ‘b’ is ‘1’, then the next instruc-
tion fetched during the current
instruction execution, is discarded
and a NOP is executed instead,
making this a two-cycle instruction.
[ label ] CALL k
0 ≤ k ≤ 255
(PC) + 1→ Top-of-Stack;
k → PC<7:0>;
(STATUS <6:5>) → PC<10:9>;
0 → PC<8>
Subroutine call. First, return
address (PC + 1) is PUSHed onto
the stack. The eight-bit immediate
address is loaded into PC
bits <7:0>. The upper bits
PC<10:9> are loaded from
STATUS <6:5>, PC<8> is cleared.
CALL is a two-cycle instruction.
Clear f
[ label ] CLRF
0 ≤ f ≤ 31
00h → (f);
1 → Z
The contents of register ‘f’ are
cleared and the Z bit is set.
Subroutine Call
f
CLRW
Syntax:
Operands:
Operation:
Status Affected: Z
Description:
CLRWDT
Syntax:
Operands:
Operation:
Status Affected: TO, PD
Description:
COMF
Syntax:
Operands:
Operation:
Status Affected: Z
Description:
Clear W
[ label ] CLRW
None
00h → (W);
1 → Z
The W register is cleared. Zero bit
(Z) is set.
Clear Watchdog Timer
[ label ] CLRWDT
None
00h → WDT;
0 → WDT prescaler (if assigned);
1 → TO;
1 → PD
The CLRWDT instruction resets the
WDT. It also resets the prescaler, if
the prescaler is assigned to the
WDT and not Timer0. Status bits
TO and PD are set.
Complement f
[ label ] COMF
0 ≤ f ≤ 31
d ∈ [0,1]
(f) → (dest)
The contents of register ‘f’ are
complemented. If ‘d’ is ‘0’, the
result is stored in the W register. If
‘d’ is ‘1’, the result is stored back in
register ‘f’.
© 2007 Microchip Technology Inc.
f,d