ATMEGA8U2-MU Atmel, ATMEGA8U2-MU Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATMEGA8U2-MU
Manufacturer Part Number
ATMEGA8U2-MU
Description
MCU AVR 8K FLASH USB 32-VQFN
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA8U2-MU
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
Processor Series
ATMEGA8x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
1 KB
Interface Type
SPI, UART
Maximum Clock Frequency
16 MHz
Number Of Programmable I/os
22
Number Of Timers
2
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT, AT90USBKEY, ATEVK525
Minimum Operating Temperature
- 40 C
Package
32QFN EP
Device Core
AVR
Family Name
ATmega
Maximum Speed
16 MHz
Operating Supply Voltage
3.3|5 V
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32ATSTK500 - PROGRAMMER AVR STARTER KIT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
Details
2. Overview
The ATmega8U2/16U2/32U2 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture.
By executing powerful instructions in a single clock cycle, the ATmega8U2/16U2/32U2 achieves throughputs approaching
1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.
2.1
Figure 2-1.
7799DS–AVR–11/10
GND
VCC
Block Diagram
ON-CHIP DEBUG
PROGRAMMING
Debug-Wire
LOGIC
Block Diagram
DATA REGISTER
USART1
PORTD
PORTD DRIVERS
PD7 - PD0
The AVR core combines a rich instruction set with 32 general purpose working registers. All the
32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent
registers to be accessed in one single instruction executed in one clock cycle. The resulting
INSTRUCTION
INSTRUCTION
PROGRAM
PROGRAM
REGISTER
COUNTER
CONTROL
DECODER
FLASH
LINES
REG. PORTD
DATA DIR.
SPI
POR - BOD
REGISTERS
REGISTER
PURPOSE
GENERAL
POINTER
STATUS
STACK
RESET
SRAM
DATA REGISTER
ALU
X
Y
Z
PORTC
PORTC DRIVERS
PC7 - PC0
REG. PORTC
DATA DIR.
MCU CONTROL
OSCILLATOR
WATCHDOG
INTERRUPT
COUNTERS
REGISTER
INTERNAL
EEPROM
TIMER/
TIMER
UNIT
8-BIT DA TA BUS
DATA REGISTER
PORTB
OSCILLATOR
ATmega8U2/16U2/32U2
TIMING AND
CALIB. OSC
CONTROL
PORTB DRIVERS
PLL
USB
PS/2
PB7 - PB0
REG. PORTB
DATA DIR.
REGULATOR
ON-CHIP
3.3V
UVcc
D+/SCK
D-/SDATA
1uF
UCap
3