ATMEGA8U2-AUR Atmel, ATMEGA8U2-AUR Datasheet - Page 218

MCU AVR 8K FLASH 16MHZ 32TQFP

ATMEGA8U2-AUR

Manufacturer Part Number
ATMEGA8U2-AUR
Description
MCU AVR 8K FLASH 16MHZ 32TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA8U2-AUR

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-TQFP, 32-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA8U2-AUR
Manufacturer:
Atmel
Quantity:
10 000
21.18.14 UESTA1X – USB Endpoint Status 1 Register
7799D–AVR–11/10
• Bit 1:0 – NBUSYBK[1:0]: Busy Bank Flag
These flags are set by hardware to indicate the number of busy bank for the selected endpoint
as shown in
For IN endpoint, it indicates the number of busy bank(s), filled by the user, ready for IN transfer.
For OUT endpoint, it indicates the number of busy bank(s) filled by OUT transaction from the
host.
Table 21-6.
• Bits 7:3 – Res: Reserved
These bits are reserved and will always read as zero.
• Bit 2 – CTRLDIR: Control Direction
This flag is updated by the USB controller when a SETUP packet has been received. This flag
bit can be used for debug purpose to give the direction of the following packet. Reading one
from this flag means that the following packet is for an IN request, reading zero for an OUT
request.
• Bits 1:0 – CURRBK[1:0]: Current Bank
These flags are set by hardware to indicate the current bank number in used with the selected
endpoint as shown in
point can not be configured in dual bank mode).These flags can be used for debug purpose and
are optional for data transfer with endpoint in dual bank mode.
Table 21-7.
Bit
(0xEF)
Read/Write
Initial Value
NBUSYBK1
CURRBK1
0
0
1
1
0
0
1
1
Table
R
7
0
-
NBUSYBK[1:0] Bits Settings
CURRBK[1:0] Bits Settings
21-6.
Table
R
6
0
-
21-6. These flags are not relevant for control endpoint (control end-
NBUSYBK0
CURRBK0
R
5
0
-
0
1
0
1
0
1
0
1
R
4
0
-
Number of busy banks
All banks are free
1 busy bank
2 busy banks
Reserved
Current Bank Number
Bank 0
Bank 1
Reserved
ATmega8U2/16U2/32U2
R
3
0
-
CTRLDIR
R
2
0
R
1
0
CURRBK[1:0]
0
0
UESTA1X
218

Related parts for ATMEGA8U2-AUR