ATMEGA8515-16PU Atmel, ATMEGA8515-16PU Datasheet - Page 3
![IC AVR MCU 8K 16MHZ 5V 40DIP](/photos/6/70/67049/453-40-dip_sml.jpg)
ATMEGA8515-16PU
Manufacturer Part Number
ATMEGA8515-16PU
Description
IC AVR MCU 8K 16MHZ 5V 40DIP
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA8515-16PU
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Cpu Speed
16 MIPS
Eeprom Memory
512 Bytes
Input Output
35
Interface
SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
8K Bytes
Timers
1-8-bit, 1-16-bit
Voltage, Range
4.5-5.5 V
Processor Series
ATMEGA8x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SPI, USART
Maximum Clock Frequency
16 MHz
Number Of Programmable I/os
35
Number Of Timers
2
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
Minimum Operating Temperature
- 40 C
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAGATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK500 - PROGRAMMER AVR STARTER KIT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA8515-16PU
Manufacturer:
AT
Quantity:
20 000
Overview
Block Diagram
2512JS–AVR–10/06
The ATmega8515 is a low-power CMOS 8-bit microcontroller based on the AVR
enhanced RISC architecture. By executing powerful instructions in a single clock cycle,
the ATmega8515 achieves throughputs approaching 1 MIPS per MHz allowing the sys-
tem designer to optimize power consumption versus processing speed.
Figure 2. Block Diagram
VCC
GND
PORTA DIGITAL INTERFACE
PORTA DRIVERS/BUFFERS
INSTRUCTION
INSTRUCTION
AVR CPU
PROGRAMMING
CONTROL
PROGRAM
PROGRAM
REGISTER
DECODER
COUNTER
FLASH
LINES
PORTB DIGITAL INTERFACE
PORTB DRIVERS/BUFFERS
LOGIC
+
-
PA0 - PA7
PB0 - PB7
REGISTERS
INTERFACE
PURPOSE
REGISTER
GENERAL
POINTER
STATUS
STACK
COMP.
SRAM
ALU
SPI
Y
X
Z
INTERFACE
PE0 - PE2
DRIVERS/
BUFFERS
DIGITAL
PORTE
PORTE
OSCILLATOR
WATCHDOG
COUNTERS
INTERRUPT
MCU CTRL.
INTERNAL
& TIMING
EEPROM
TIMERS/
USART
PORTC DIGITAL INTERFACE
TIMER
PORTD DIGITAL INTERFACE
PORTC DRIVERS/BUFFERS
PORTD DRIVERS/BUFFERS
UNIT
PC0 - PC7
PD0 - PD7
ATmega8515(L)
OSCILLATOR
CALIBRATED
OSCILLATOR
INTERNAL
XTAL1
XTAL2
RESET
3