ATMEGA649V-8AU Atmel, ATMEGA649V-8AU Datasheet - Page 299

IC AVR MCU FLASH 64K 64TQFP

ATMEGA649V-8AU

Manufacturer Part Number
ATMEGA649V-8AU
Description
IC AVR MCU FLASH 64K 64TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA649V-8AU

Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
SPI, UART/USART, USI
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
Processor Series
ATMEGA64x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
4 KB
Interface Type
SPI, USART, USI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
54
Number Of Timers
3
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
Package
64TQFP
Device Core
AVR
Family Name
ATmega
Maximum Speed
8 MHz
Cpu Family
ATmega
Device Core Size
8b
Frequency (max)
8MHz
Total Internal Ram Size
4KB
# I/os (max)
54
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Package Type
TQFP
For Use With
ATSTK600-TQFP64 - STK600 SOCKET/ADAPTER 64-TQFP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1005 - ISP 4PORT FOR ATMEL AVR MCU JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRISP2 - PROGRAMMER AVR IN SYSTEMATJTAGICE2 - AVR ON-CHIP D-BUG SYSTEM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA649V-8AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA649V-8AUR
Manufacturer:
Atmel
Quantity:
10 000
27.6
27.6.1
27.6.2
27.6.3
2552K–AVR–04/11
Parallel Programming
Enter Programming Mode
Considerations for Efficient Programming
Chip Erase
The following algorithm puts the device in Parallel (High-voltage) Programming mode:
1. Set Prog_enable pins listed in
2. Apply 4.5 - 5.5V between V
3. Ensure that V
4. Wait 20 - 60 µs, and apply 11.5 - 12.5V to RESET.
5. Keep the Prog_enable pins unchanged for at least 10µs after the High-voltage has been
6. Wait at least 300 µs before giving any parallel programming commands.
7. Exit Programming mode by power the device down or by bringing RESET pin to 0V.
If the rise time of the V
tive algorithm can be used.
1. Set Prog_enable pins listed in
2. Apply 4.5 - 5.5V between V
3. Monitor V
4. Keep the Prog_enable pins unchanged for at least 10µs after the High-voltage has been
5. Wait until V
6. Exit Programming mode by power the device down or by bringing RESET pin to 0V.
The loaded command and address are retained in the device during programming. For efficient
programming, the following should be considered.
The Chip Erase will erase the Flash and EEPROM
not reset until the program memory has been completely erased. The Fuse bits are not
changed. A Chip Erase must be performed before the Flash and/or EEPROM are
reprogrammed.
Note:
Load Command “Chip Erase”
0V.
applied to ensure the Prog_enable Signature has been latched.
V
applied to ensure the Prog_enable Signature has been latched.
commands.
The command needs only be loaded once when writing or reading multiple memory
locations.
Skip writing the data value 0xFF, that is the contents of the entire EEPROM (unless the
EESAVE Fuse is programmed) and Flash after a Chip Erase.
Address high byte needs only be loaded before programming or reading a new 256 word
window in Flash or 256 byte EEPROM. This consideration also applies to Signature bytes
reading.
CC
1. The EEPRPOM memory is preserved during Chip Erase if the EESAVE Fuse is programmed.
to 0V.
CC
, and as soon as V
CC
CC
reaches at least 1.8V within the next 20 µs.
actually reaches 4.5 -5.5V before giving any parallel programming
CC
is unable to fulfill the requirements listed above, the following alterna-
CC
CC
and GND.
and GND.
Table 27-7 on page 297
CC
Table 27-7 on page 297
reaches 0.9 - 1.1V, apply 11.5 - 12.5V to RESET.
ATmega329/3290/649/6490
(1)
memories plus Lock bits. The Lock bits are
to “0000”, RESET pin and V
to “0000”, RESET pin to 0V and
CC
to
299

Related parts for ATMEGA649V-8AU