ATMEGA649V-8AU Atmel, ATMEGA649V-8AU Datasheet - Page 4
![IC AVR MCU FLASH 64K 64TQFP](/photos/12/13/121332/313-64-tqfp_sml.jpg)
ATMEGA649V-8AU
Manufacturer Part Number
ATMEGA649V-8AU
Description
IC AVR MCU FLASH 64K 64TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA649V-8AU
Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
SPI, UART/USART, USI
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
Processor Series
ATMEGA64x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
4 KB
Interface Type
SPI, USART, USI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
54
Number Of Timers
3
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
Package
64TQFP
Device Core
AVR
Family Name
ATmega
Maximum Speed
8 MHz
Cpu Family
ATmega
Device Core Size
8b
Frequency (max)
8MHz
Total Internal Ram Size
4KB
# I/os (max)
54
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Package Type
TQFP
For Use With
ATSTK600-TQFP64 - STK600 SOCKET/ADAPTER 64-TQFP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1005 - ISP 4PORT FOR ATMEL AVR MCU JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRISP2 - PROGRAMMER AVR IN SYSTEMATJTAGICE2 - AVR ON-CHIP D-BUG SYSTEM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
2. Overview
The ATmega329/3290/649/6490 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architec-
ture. By executing powerful instructions in a single clock cycle, the ATmega329/3290/649/6490 achieves throughputs
approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.
2.1
Figure 2-1.
2552KS–AVR–04/11
AREF
AVCC
AGND
GND
Block Diagram
Block Diagram
VCC
ON-CHIP DEBUG
PROGRAMMING
BOUNDARY-
JTAG TAP
LOGIC
SCAN
DATA REGISTER
DATA REGISTER
USART
PORTE
PORTF
AVR CPU
PORTF DRIVERS
PORTE DRIVERS
PF0 - PF7
PE0 - PE7
INSTRUCTION
INSTRUCTION
PROGRAM
PROGRAM
REGISTER
COUNTER
CONTROL
DECODER
SERIAL INTERFACE
FLASH
LINES
ADC
REG. PORTE
REG. PORTF
UNIVERSAL
DATA DIR.
DATA DIR.
DATA REGISTER
REGISTERS
REGISTER
GENERAL
PURPOSE
POINTER
STATUS
STACK
SRAM
PORTB
DATA REGISTER
ALU
X
Y
Z
PORTA
PORTB DRIVERS
PB0 - PB7
PORTA DRIVERS
PA0 - PA7
REG. PORTB
DATA DIR.
REG. PORTA
DATA DIR.
MCU CONTROL
ATmega329/3290/649/6490
OSCILLATOR
WATCHDOG
INTERRUPT
COUNTERS
INTERNAL
REGISTER
EEPROM
TIMER/
TIMER
UNIT
SPI
8-BIT DATA BUS
DATA REGISTER
PORTD
DATA REGISTER
PORTD DRIVERS
PD0 - PD7
PORTC
OSCILLATOR
TIMING AND
CALIB. OSC
CONTROL
PORTC DRIVERS
REG. PORTD
PC0 - PC7
DATA DIR.
REG. PORTC
DATA DIR.
CONTROLLER/
DRIVER
LCD
DATA REG.
PORTG
PORTG DRIVERS
PG0 - PG4
REG. PORTG
DATA DIR.
4