ATMEGA640-16CU Atmel, ATMEGA640-16CU Datasheet - Page 160

• Manufacturer Part Number: ATMEGA640-16CU
• Description: IC MCU AVR 64K FLASH 100-CBGA
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA640-16CU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 86
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TFBGA
• Processor Series: ATMEGA64x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 8 KB
• Interface Type: 2-Wire, SPI, USART
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 86
• Number Of Timers: 6
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 16 Channel
• For Use With: ATSTK600-TQFP100 - STK600 SOCKET/ADAPTER 100-TQFP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAGATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK503 - STARTER KIT AVR EXP MODULE 100P
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

16.11.5
16.11.6
16.11.7
16.11.8
2549M–AVR–09/10
TCCR1B – Timer/Counter 1 Control Register B
TCCR3B – Timer/Counter 3 Control Register B
TCCR4B – Timer/Counter 4 Control Register B
TCCR5B – Timer/Counter 5 Control Register B
Table 16-5
correct and frequency correct PWM mode.
Table 16-5.
Note:
• Bit 7 – ICNCn: Input Capture Noise Canceler
Setting this bit (to one) activates the Input Capture Noise Canceler. When the Noise Canceler is
activated, the input from the Input Capture Pin (ICPn) is filtered. The filter function requires four
successive equal valued samples of the ICPn pin for changing its output. The input capture is
therefore delayed by four Oscillator cycles when the noise canceler is enabled.
Bit
(0x81)
Read/Write
Initial Value
Bit
(0x91)
Read/Write
Initial Value
Bit
(0xA1)
Read/Write
Initial Value
Bit
(0x121)
Read/Write
Initial Value
COMnA1
COMnB1
COMnC1
0
0
1
1
A special case occurs when OCRnA/OCRnB/OCRnC equals TOP and
COMnA1/COMnB1//COMnC1 is set.
details.
shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to the phase
COMnA0
COMnB0
COMnC0
Compare Output Mode, Phase Correct and Phase and Frequency Correct PWM
ICNC1
ICNC3
ICNC4
ICNC5
R/W
R/W
R/W
R/W
7
0
7
0
7
0
7
0
0
1
0
1
ICES1
ICES4
ICES5
ICES3
R/W
R/W
R/W
R/W
6
0
6
0
6
0
6
0
disconnected (normal port operation). For all other WGM1 settings, normal
WGM13:0 =9 or 11: Toggle OC1A on Compare Match, OC1B and OC1C
Clear OCnA/OCnB/OCnC on compare match when up-counting. Set
Set OCnA/OCnB/OCnC on compare match when up-counting. Clear
ATmega640/1280/1281/2560/2561
OCnA/OCnB/OCnC on compare match when downcounting.
OCnA/OCnB/OCnC on compare match when downcounting.
Normal port operation, OCnA/OCnB/OCnC disconnected.
R
R
R
R
5
–
0
5
–
0
5
–
0
5
–
0
port operation, OC1A/OC1B/OC1C disconnected.
See “Phase Correct PWM Mode” on page 152.
WGM13
WGM33
WGM43
WGM53
R/W
R/W
R/W
R/W
4
0
0
4
0
4
0
4
WGM12
WGM42
WGM52
WGM32
R/W
R/W
R/W
R/W
3
0
3
0
3
0
3
0
Description
CS42
CS52
CS12
CS32
R/W
R/W
R/W
R/W
2
0
2
0
2
0
2
0
CS11
CS41
CS51
CS31
R/W
R/W
R/W
R/W
1
0
1
0
1
0
1
0
CS10
CS40
CS50
CS30
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
for more
TCCR1B
TCCR4B
TCCR5B
TCCR3B
160