PIC17C43-33/P Microchip Technology, PIC17C43-33/P Datasheet - Page 25
![IC MCU OTP 4KX16 PWM 40DIP](/photos/6/61/66192/150-40-dip_sml.jpg)
PIC17C43-33/P
Manufacturer Part Number
PIC17C43-33/P
Description
IC MCU OTP 4KX16 PWM 40DIP
Manufacturer
Microchip Technology
Series
PIC® 17Cr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC17C42A-16P.pdf
(241 pages)
3.PIC17C43-16P.pdf
(4 pages)
Specifications of PIC17C43-33/P
Core Processor
PIC
Core Size
8-Bit
Speed
33MHz
Connectivity
UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
33
Program Memory Size
8KB (4K x 16)
Program Memory Type
OTP
Ram Size
454 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
40-DIP (0.600", 15.24mm)
Processor Series
PIC17C
Core
PIC
Data Bus Width
8 bit
Data Ram Size
454 B
Interface Type
SCI, USART
Maximum Clock Frequency
33 MHz
Number Of Programmable I/os
33
Number Of Timers
8
Operating Supply Voltage
2.5 V to 6 V
Maximum Operating Temperature
+ 70 C
Mounting Style
Through Hole
Development Tools By Supplier
ICE2000
Minimum Operating Temperature
0 C
For Use With
DVA17XP401 - DEVICE ADAPTER FOR PIC17C42AAC174001 - MODULE SKT PROMATEII 40DIP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC17C43-33/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC17C43-33/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
5.4
Global Interrupt Disable bit, GLINTD (CPUSTA<4>),
enables all unmasked interrupts (if clear) or disables all
interrupts (if set). Individual interrupts can be disabled
through their corresponding enable bits in the INTSTA
register. Peripheral interrupts need either the global
peripheral enable PEIE bit disabled, or the specific
peripheral enable bit disabled. Disabling the peripher-
als via the global peripheral enable bit, disables all
peripheral interrupts. GLINTD is set on reset (interrupts
disabled).
The RETFIE instruction allows returning from interrupt
and re-enable interrupts at the same time.
When an interrupt is responded to, the GLINTD bit is
automatically set to disable any further interrupt, the
return address is pushed onto the stack and the PC is
loaded with interrupt vector. There are four interrupt
vectors to reduce interrupt latency.
The peripheral interrupt vector has multiple interrupt
sources. Once in the peripheral interrupt service rou-
tine, the source(s) of the interrupt can be determined by
polling the interrupt flag bits. The peripheral interrupt
flag bit(s) must be cleared in software before re-
enabling interrupts to avoid continuous interrupts.
The PIC17C4X devices have four interrupt vectors.
These vectors and their hardware priority are shown in
Table 5-1. If two enabled interrupts occur “at the same
time”, the interrupt of the highest priority will be ser-
viced first. This means that the vector address of that
interrupt will be loaded into the program counter (PC).
TABLE 5-1:
0008h
0010h
0018h
0020h
Address
1996 Microchip Technology Inc.
Interrupt Operation
External Interrupt on RA0/
INT pin (INTF)
TMR0 overflow interrupt
(T0IF)
External Interrupt on T0CKI
(T0CKIF)
Peripherals (PEIF)
INTERRUPT VECTORS/
PRIORITIES
Vector
1 (Highest)
4 (Lowest)
Priority
2
3
LOOP
Note 1: Individual interrupt flag bits are set regard-
Note 2: When disabling any of the INTSTA enable
Note 3: For the PIC17C42 only:
BSF
BTFSS
GOTO
less of the status of their corresponding
mask bit or the GLINTD bit.
bits, the GLINTD bit should be set
(disabled).
If an interrupt occurs while the Global Inter-
rupt Disable (GLINTD) bit is being set, the
GLINTD bit may unintentionally be re-
enabled by the user’s Interrupt Service
Routine (the RETFIE instruction). The
events that would cause this to occur are:
1.
2.
3.
The method to ensure that interrupts are
globally disabled is:
1.
CPUSTA, GLINTD ; Disable Global
CPUSTA, GLINTD ; Global Interrupt
LOOP
An interrupt occurs simultaneously
with an instruction that sets the
GLINTD bit.
The program branches to the Interrupt
vector and executes the Interrupt Ser-
vice Routine.
The Interrupt Service Routine com-
pletes with the execution of the RET-
FIE instruction. This causes the
GLINTD bit to be cleared (enables
interrupts), and the program returns to
the instruction after the one which was
meant to disable interrupts.
Ensure that the GLINTD bit was set by
the instruction, as shown in the follow-
ing code:
PIC17C4X
; Interrupt
; Disabled?
; NO, try again
; YES, continue
; with program
; low
DS30412C-page 25