ATMEGA1281-16MU Atmel, ATMEGA1281-16MU Datasheet - Page 36

• Manufacturer Part Number: ATMEGA1281-16MU
• Description: IC MCU AVR 128K FLASH 64-QFN
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA1281-16MU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 54
• Program Memory Size: 128KB (64K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-MLF®, 64-QFN
• Processor Series: ATMEGA128x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 8 KB
• Interface Type: 2-Wire, SPI, UART
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 54
• Number Of Timers: 6
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT, ATAVRRZ541, ATAVRRAVEN, ATAVRRZRAVEN, ATAVRRZUSBSTICK, ATAVRISP2, ATAVRRZ201
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 8 channel
• For Use With: ATSTK600-TQFP64 - STK600 SOCKET/ADAPTER 64-TQFPATAVRDB101 - MODULE DISPLAY LCD/RGB BACKLIGHT770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAGATAVRISP2 - PROGRAMMER AVR IN SYSTEMATJTAGICE2 - AVR ON-CHIP D-BUG SYSTEM
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

11.7
11.8
11.9
11.10 Rev. 2549D-12/05
2549MS–AVR–09/10
Rev. 2549G-06/06
Rev. 2549F-04/06
Rev. 2549E-04/06
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
1.
2.
3.
4.
1.
2.
3.
4.
5.
5.
6.
1.
2.
3.
4.
5.
6.
7.
Updated
Added
Updated
Updated
Updated note for
Updated
Updated
Updated
Added Package information
Updated
Updated
page
Updated
Updated Features in
Updated
Updated
Updated
Updated note for
Updated
273.
Updated
Updated
Updated
Advanced Information Status changed to Preliminary.
Changed number of I/O Ports from 51 to 54.
Updatet typos in
129.
Updated Features in
Updated Operation
Updated Stabilizing Time in
on page
Updated
on page
32.
Figure 1-2 on page
282.
285.
“Features” on page
“” on page
“Power Management and Sleep Modes” on page
Figure 25-9 on page 285
“Setting the Boot Loader Lock Bits by SPM” on page
“Ordering Information” on page
“Errata” on page
Table 19-2 on page 187
“Fuse Bits” on page
“Features” on page
Table 12-1 on page
“Prescaling and Conversion Timing” on page
“Maximum speed vs. V
“Ordering Information” on page
Figure 8-3 on page
Figure 25-1 on page
“Bit 6 – ACBG: Analog Comparator Bandgap Select” on page
Table 11-1 on page
Table 12-1 on page
“TCCR0A – Timer/Counter Control Register A” on page
in“ADC – Analog to Digital Converter” on page 275
46.
“ADC – Analog to Digital Converter” on page
“ADC – Analog to Digital Converter” on page
ATmega640/1280/1281/2560/2561
3,
29.
“100C1” on page
62.
“Changing Channel or Reference Selection”
Table 1-1 on page
31,
1.
1.
336.
276,
CC
Figure 8-4 on page 31
and
and
” on page
Figure 25-9 on page
68.
Table 19-3 on page
62.
Figure 25-10 on page
20.
20.
373.
26.
3.
278.
and
285,
187.
52.
285.
Figure 8-5 on
Figure 25-10
324.
275.
275.
36