ATMEGA2561V-8AU Atmel, ATMEGA2561V-8AU Datasheet - Page 36
![IC AVR MCU 256K 8MHZ 64TQFP](/photos/12/13/121332/313-64-tqfp_sml.jpg)
ATMEGA2561V-8AU
Manufacturer Part Number
ATMEGA2561V-8AU
Description
IC AVR MCU 256K 8MHZ 64TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA2561V-8AU
Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
54
Program Memory Size
256KB (128K x 16)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
Processor Series
ATMEGA256x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
8 KB
Interface Type
2-Wire/SPI/USART
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
54
Number Of Timers
6
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 10-bit
For Use With
ATSTK600-TQFP64 - STK600 SOCKET/ADAPTER 64-TQFP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1005 - ISP 4PORT FOR ATMEL AVR MCU JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRISP2 - PROGRAMMER AVR IN SYSTEM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA2561V-8AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
11.7
11.8
11.9
11.10 Rev. 2549D-12/05
2549MS–AVR–09/10
Rev. 2549G-06/06
Rev. 2549F-04/06
Rev. 2549E-04/06
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
1.
2.
3.
4.
1.
2.
3.
4.
5.
5.
6.
1.
2.
3.
4.
5.
6.
7.
Updated
Added
Updated
Updated
Updated note for
Updated
Updated
Updated
Added Package information
Updated
Updated
page
Updated
Updated Features in
Updated
Updated
Updated
Updated note for
Updated
273.
Updated
Updated
Updated
Advanced Information Status changed to Preliminary.
Changed number of I/O Ports from 51 to 54.
Updatet typos in
129.
Updated Features in
Updated Operation
Updated Stabilizing Time in
on page
Updated
on page
32.
Figure 1-2 on page
282.
285.
“Features” on page
“” on page
“Power Management and Sleep Modes” on page
Figure 25-9 on page 285
“Setting the Boot Loader Lock Bits by SPM” on page
“Ordering Information” on page
“Errata” on page
Table 19-2 on page 187
“Fuse Bits” on page
“Features” on page
Table 12-1 on page
“Prescaling and Conversion Timing” on page
“Maximum speed vs. V
“Ordering Information” on page
Figure 8-3 on page
Figure 25-1 on page
“Bit 6 – ACBG: Analog Comparator Bandgap Select” on page
Table 11-1 on page
Table 12-1 on page
“TCCR0A – Timer/Counter Control Register A” on page
in“ADC – Analog to Digital Converter” on page 275
46.
“ADC – Analog to Digital Converter” on page
“ADC – Analog to Digital Converter” on page
ATmega640/1280/1281/2560/2561
3,
29.
“100C1” on page
62.
“Changing Channel or Reference Selection”
Table 1-1 on page
31,
1.
1.
336.
276,
CC
Figure 8-4 on page 31
and
and
” on page
Figure 25-9 on page
68.
Table 19-3 on page
62.
Figure 25-10 on page
20.
20.
373.
26.
3.
278.
and
285,
187.
52.
285.
Figure 8-5 on
Figure 25-10
324.
275.
275.
36