ST7FLITEU09B6 STMicroelectronics, ST7FLITEU09B6 Datasheet - Page 51
![MCU 8BIT SGL VOLT FLASH 8-DIP](/photos/1/39/13944/497-8-dip_sml.jpg)
ST7FLITEU09B6
Manufacturer Part Number
ST7FLITEU09B6
Description
MCU 8BIT SGL VOLT FLASH 8-DIP
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet
1.ST7FLITEU05M6.pdf
(139 pages)
Specifications of ST7FLITEU09B6
Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
5
Program Memory Size
2KB (2K x 8)
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2.4 V ~ 5.5 V
Data Converters
A/D 5x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
8-DIP (0.300", 7.62mm)
Processor Series
ST7FLITEUx
Core
ST7
Data Bus Width
8 bit
Data Ram Size
128 B
Interface Type
ICC
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
5
Number Of Timers
2
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
Development Tools By Supplier
ST7FLITE-SK/RAIS, ST7FLITU0-D/RAIS, STX-RLINK
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 5 Channel
For Use With
497-5858 - EVAL BOARD PLAYBACK ST7FLITE
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Connectivity
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
ST7LITEU05 ST7LITEU09
9
9.1
9.2
Note:
Power saving modes
Introduction
To give a large measure of flexibility to the application in terms of power consumption, four
main power saving modes are implemented in the ST7 (see
●
●
●
●
●
After a Reset the normal operating mode is selected by default (RUN mode). This mode
drives the device (CPU and embedded peripherals) by means of a master clock which is
based on the main oscillator frequency (f
From RUN mode, the different power saving modes may be selected by setting the relevant
register bits or by calling the specific ST7 software instruction whose action depends on the
oscillator status.
Figure 22. Power saving mode transitions
Slow mode
This mode has two targets:
●
●
Slow mode is controlled by the SMS bit in the MCCSR register which enables or disables
Slow mode.
In this mode, the oscillator frequency is divided by 32. The CPU and peripherals are clocked
at this lower frequency.
Slow-Wait mode is activated when entering Wait mode while the device is already in Slow
mode.
Slow
Wait (and Slow-Wait)
Active-halt
Auto-wakeup from Halt (AWUFH)
Halt
To reduce power consumption by decreasing the internal clock in the device,
To adapt the internal clock frequency (f
ACTIVE HALT
SLOW Wait
POWER CONSUMPTION
SLOW
HALT
RUN
OSC
Wait
CPU
).
Low
High
) to the available supply voltage.
Figure
22):
Power saving modes
51/139