AT90S1200-12PI Atmel, AT90S1200-12PI Datasheet - Page 5
![IC MCU 1K FLSH 12MHZ IT 20DIP](/photos/6/80/68043/313-20-dip_sml.jpg)
AT90S1200-12PI
Manufacturer Part Number
AT90S1200-12PI
Description
IC MCU 1K FLSH 12MHZ IT 20DIP
Manufacturer
Atmel
Series
AVR® 90Sr
Datasheet
1.AT90S1200-12PC.pdf
(71 pages)
Specifications of AT90S1200-12PI
Core Processor
AVR
Core Size
8-Bit
Speed
12MHz
Connectivity
SPI
Peripherals
POR, WDT
Number Of I /o
15
Program Memory Size
1KB (512 x 16)
Program Memory Type
FLASH
Eeprom Size
64 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Ram Size
-
Data Converters
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT90S1200-12PI
Manufacturer:
ATM
Quantity:
3 000
Company:
Part Number:
AT90S1200-12PI
Manufacturer:
ATM
Quantity:
3 000
Part Number:
AT90S1200-12PI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Architectural
Overview
0838H–AVR–03/02
The fast-access register file concept contains 32 x 8-bit general purpose working regis-
ters with a single clock cycle access time. This means that during one single clock cycle,
one ALU (Arithmetic Logic Unit) operation is executed. Two operands are output from
the register file, the operation is executed, and the result is stored back in the register
file – in one clock cycle.
Figure 4. The AT90S1200 AVR RISC Architecture
The ALU supports arithmetic and logic functions between registers or between a con-
stant and a register. Single register operations are also executed in the ALU. Figure 4
shows the AT90S1200 AVR RISC microcontroller architecture. The AVR uses a Har-
vard architecture concept – with separate memories and buses for program and data
memories. The program memory is accessed with a 2-stage pipeline. While one instruc-
tion is being executed, the next instruction is pre-fetched from the program memory.
This concept enables instructions to be executed in every clock cycle. The program
memory is In-System Programmable Flash memory.
With the relative jump and relative call instructions, the whole 512 address space is
directly accessed. All AVR instructions have a single 16-bit word format, meaning that
every program memory address contains a single 16-bit instruction.
AT90S1200
5