PIC16C72AT-20E/SS Microchip Technology, PIC16C72AT-20E/SS Datasheet - Page 59
![IC MCU OTP 2KX14 A/D PWM 28SSOP](/photos/6/81/68119/150-28-ssop_sml.jpg)
PIC16C72AT-20E/SS
Manufacturer Part Number
PIC16C72AT-20E/SS
Description
IC MCU OTP 2KX14 A/D PWM 28SSOP
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F818-ISO.pdf
(6 pages)
3.PIC16C62B-04SO.pdf
(120 pages)
4.PIC16C72A-04SP.pdf
(6 pages)
Specifications of PIC16C72AT-20E/SS
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
OTP
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 5x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
28-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
10.4
A Power-on Reset pulse is generated on-chip when
V
take advantage of the POR, just tie the MCLR pin
directly (or through a resistor) to V
nate external RC components usually needed to create
a Power-on Reset. A maximum rise time for V
specified (SV
time, see Figure 10-6.
When the device starts normal operation (exits the
reset condition), device operating parameters (voltage,
frequency, temperature,...) must be met to ensure oper-
ation. If these conditions are not met, the device must
be held in reset until the operating conditions are met.
Brown-out Reset may be used to meet the start-up con-
ditions.
FIGURE 10-6: EXTERNAL POWER-ON
DD
Note 1: External Power-on Reset circuit is required
1999 Microchip Technology Inc.
rise is detected (in the range of 1.5V - 2.1V). To
2: R < 40 k is recommended to make sure
3: R1 = 100 to 1 k will limit any current
Power-On Reset (POR)
only if V
diode D helps discharge the capacitor
quickly when V
that voltage drop across R does not violate
the device’s electrical specification.
flowing into MCLR from external capacitor
C in the event of MCLR/V
down due to Electrostatic Discharge
(ESD) or Electrical Overstress (EOS).
D
DD
V
, parameter D004). For a slow rise
DD
RESET CIRCUIT (FOR SLOW
V
DD
R
DD
C
power-up slope is too slow. The
POWER-UP)
DD
R1
powers down.
PIC16CXX
MCLR
DD
PP
. This will elimi-
pin break-
DD
Preliminary
is
10.5
The Power-up Timer provides a fixed nominal time-out
(T
Timer operates on an internal RC oscillator. The chip is
kept in reset as long as the PWRT is active. The
PWRT’s time delay allows V
level. A configuration bit is provided to enable/disable
the PWRT.
The power-up time delay will vary from chip-to-chip due
to V
parameters for details.
10.6
The Oscillator Start-up Timer (OST) provides a delay of
1024 oscillator cycles (from OSC1 input) after the
PWRT delay is over (T
ensures that the crystal oscillator or resonator has
started and stabilized.
The OST time-out is invoked only for XT, LP and HS
modes and only on Power-on Reset or wake-up from
SLEEP.
10.7
The configuration bit, BODEN, can enable or disable
the Brown-Out Reset circuit. If V
(parameter #35, about 100 S), the brown-out situation
will reset the device. If V
than T
Once the brown-out occurs, the device will remain in
brown-out reset until V
power-up timer then keeps the device in reset for
T
below V
cess will restart when V
power-up timer reset. The power-up timer is always
enabled when the brown-out reset circuit is enabled,
regardless of the state of the PWRT configuration bit.
PWRT
PWRT
Note:
DD
BOR
, temperature and process variation. See DC
(parameter #33, about 72mS). If V
, parameter #33) from the POR. The Power-up
BOR
Power-up Timer (PWRT)
Oscillator Start-up Timer (OST)
Brown-Out Reset (BOR)
, a reset may not occur.
The OST delay may not occur when the
device wakes from SLEEP.
PIC16C62B/72A
during T
PWRT
DD
DD
DD
OST
, the brown-out reset pro-
rises above V
DD
falls below V
rises above V
, parameter #32). This
to rise to an acceptable
PP
DS35008B-page 59
falls below Vbor
DD
BOR
BOR
should fall
BOR
with the
for less
. The