PIC16LC662-04I/P Microchip Technology, PIC16LC662-04I/P Datasheet - Page 82
![IC MCU OTP 4KX14 COMP 40DIP](/photos/6/61/66192/150-40-dip_sml.jpg)
PIC16LC662-04I/P
Manufacturer Part Number
PIC16LC662-04I/P
Description
IC MCU OTP 4KX14 COMP 40DIP
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Datasheet
1.PIC16C642-04SO.pdf
(137 pages)
Specifications of PIC16LC662-04I/P
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Peripherals
Brown-out Detect/Reset, LED, POR, WDT
Number Of I /o
33
Program Memory Size
7KB (4K x 14)
Program Memory Type
OTP
Ram Size
176 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Connectivity
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16LC662-04I/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16LC662-04I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC16C64X & PIC16C66X
NOP
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example
DS30559A-page 82
OPTION
Operands:
Syntax:
Operation:
Status Affected: None
Encoding:
Description:
Words:
Cycles:
Example
No Operation
[ label ]
None
No operation
None
No operation.
1
1
Load Option Register
[ label ]
None
(W)
The contents of the W register are
loaded in the OPTION register. This
instruction is supported for code com-
patibility with PIC16C5X products.
Since OPTION is a readable/writable
register, the user can directly address
it.
1
1
To maintain upward compatibility
with future PIC16CXX products, do
not use this instruction.
NOP
00
00
OPTION
NOP
OPTION
0000
0000
0110
0xx0
0010
0000
RETFIE
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example
RETLW
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example
TABLE
Return from Interrupt
[ label ]
None
TOS
1
None
Return from Interrupt. Stack is POPed
and Top of Stack (TOS) is loaded in
the PC. Interrupts are enabled by set-
ting Global Interrupt Enable bit, GIE
(INTCON<7>). This is a two cycle
instruction.
1
2
After Interrupt
Return with Literal in W
[ label ]
0
k
TOS
None
The W register is loaded with the eight
bit literal 'k'. The program counter is
loaded from the top of the stack (the
return address). This is a two cycle
instruction.
1
2
CALL TABLE
•
•
•
ADDWF PC
RETLW k1
RETLW k2
•
•
•
RETLW kn
Before Instruction
After Instruction
RETFIE
00
11
k
(W);
GIE
1996 Microchip Technology Inc.
255
PC,
PC
PC =
GIE =
W
W
RETFIE
RETLW k
0000
01xx
=
=
;W contains table
;offset value
;W now has table value
;W = offset
;Begin table
;
; End of table
TOS
1
0x07
value of k8
0000
kkkk
1001
kkkk