PIC12C672T-04I/MF Microchip Technology, PIC12C672T-04I/MF Datasheet - Page 109

• Manufacturer Part Number: PIC12C672T-04I/MF
• Description: IC MCU OTP 2KX14 W/AD 8-DFN
• Manufacturer: Microchip Technology
• Series: PIC® 12Cr

Specifications of PIC12C672T-04I/MF

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 4MHz
• Peripherals: POR, WDT
• Number Of I /o: 5
• Program Memory Size: 3.5KB (2K x 14)
• Program Memory Type: OTP
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 4x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-DFN
• For Use With: AC164324 - MODULE SKT FOR MPLAB 8DFN/16QFNXLT08DFN2 - SOCKET TRANSITION ICE 14DIP/8DFNXLT08DFN - SOCKET TRANSITION ICE 8DFNAC164032 - ADAPTER PICSTART PLUS 8DFN/DIPAC124001 - MODULE SKT PROMATEII 8DIP/SOIC
• Lead Free Status / RoHS Status: Request inventory verification / Request inventory verification
• Eeprom Size: -
• Connectivity: -

1997 Microchip Technology Inc.
Example 6-4: RAM Initialization
Bank0_LP
;
; Next Bank (Bank1)
; (** ONLY REQUIRED IF DEVICE HAS A BANK1 **)
;
Bank1_LP
;
; Next Bank (Bank2)
; (** ONLY REQUIRED IF DEVICE HAS A BANK2 **)
;
Bank2_LP
;
; Next Bank (Bank3)
; (** ONLY REQUIRED IF DEVICE HAS A BANK3 **)
;
Bank3_LP
:
CLRF
MOVLW
MOVWF
CLRF
INCF
BTFSS
GOTO
MOVLW
MOVWF
CLRF
INCF
BTFSS
GOTO
BSF
MOVLW
MOVWF
CLRF
INCF
BTFSS
GOTO
MOVLW
MOVWF
CLRF
INCF
BTFSS
GOTO
Section 6. Memory Organization
STATUS
0x20
FSR
INDF0
FSR
FSR, 7
Bank0_LP
0xA0
FSR
INDF0
FSR
STATUS, C
Bank1_LP
STATUS, IRP
0x20
FSR
INDF0
FSR
FSR, 7
Bank2_LP
0xA0
FSR
INDF0
FSR
STATUS, C
Bank3_LP
; Clear STATUS register (Bank0)
; 1st address (in bank) of GPR area
; Move it to Indirect address register
; Clear GPR at address pointed to by FSR
; Next GPR (RAM) address
; End of current bank ? (FSR = 80h, C = 0)
; NO, clear next location
; 1st address (in bank) of GPR area
; Move it to Indirect address register
; Clear GPR at address pointed to by FSR
; Next GPR (RAM) address
; End of current bank? (FSR = 00h, C = 1)
; NO, clear next location
; Select Bank2 and Bank3
;
; 1st address (in bank) of GPR area
; Move it to Indirect address register
; Clear GPR at address pointed to by FSR
; Next GPR (RAM) address
; End of current bank? (FSR = 80h, C = 0)
; NO, clear next location
; 1st address (in bank) of GPR area
; Move it to Indirect address register
; Clear GPR at address pointed to by FSR
; Next GPR (RAM) address
; End of current bank? (FSR = 00h, C = 1)
; NO, clear next location
; YES, All GPRs (RAM) is cleared
for Indirect addressing
DS31006A-page 6-15
6