ATMEGA32-16AC Atmel, ATMEGA32-16AC Datasheet
![IC AVR MCU 32K 16MHZ COM 44-TQFP](/photos/6/70/67042/313-44-tqfp_sml.jpg)
ATMEGA32-16AC
Specifications of ATMEGA32-16AC
Available stocks
Related parts for ATMEGA32-16AC
ATMEGA32-16AC Summary of contents
Page 1
... Operating Voltages – 2.7V - 5.5V for ATmega32L – 4.5V - 5.5V for ATmega32 • Speed Grades – 8MHz for ATmega32L – 16MHz for ATmega32 • Power Consumption at 1 MHz, 3V, 25⋅C – Active: 1.1mA – Idle Mode: 0.35mA – Power-down Mode: < 1µA ® ...
Page 2
... Pin Configurations Figure 1. Pinout ATmega32 2503QS–AVR–02/11 PDIP (XCK/T0) PB0 (T1) PB1 (INT2/AIN0) PB2 (OC0/AIN1) PB3 (SS) PB4 (MOSI) PB5 (MISO) PB6 (SCK) PB7 RESET VCC GND XTAL2 XTAL1 (RXD) PD0 (TXD) PD1 (INT0) PD2 (INT1) PD3 (OC1B) PD4 (OC1A) PD5 (ICP1) PD6 ...
Page 3
... Overview The Atmel enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega32 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. Block Diagram Figure 2. Block Diagram VCC GND AVCC AREF 2503QS–AVR–02/11 ® ...
Page 4
... Atmel ATmega32 is a powerful microcontroller that provides a highly-flexible and cost-effec- tive solution to many embedded control applications. The Atmel AVR ATmega32 is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emula- tors, and evaluation kits. ...
Page 5
... As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port B also serves the functions of various special features of the ATmega32 as listed on 57. Port C (PC7..PC0) Port 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit) ...
Page 6
... These code examples assume that the part specific header file is included before Examples compilation. Be aware that not all C Compiler vendors include bit definitions in the header files and interrupt handling compiler dependent. Please confirm with the C Compiler documen- tation for more details. 2503QS–AVR–02/11 1. ATmega32(L) 6 ...
Page 7
... UDRE FE DOR TXCIE UDRIE RXEN TXEN ACBG ACO ACI ACIE REFS0 ADLAR MUX4 MUX3 ADSC ADATE ADIF ADIE TWA5 TWA4 TWA3 TWA2 ATmega32(L) Bit 2 Bit 1 Bit SP10 SP9 SP8 SP2 SP1 SP0 – – IVSEL IVCE – – – – TOIE1 ...
Page 8
... I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers $00 to $1F only. 2503QS–AVR–02/11 Bit 6 Bit 5 Bit 4 Bit 3 TWS6 TWS5 TWS4 TWS3 ATmega32(L) Bit 2 Bit 1 Bit 0 TWPS1 TWPS0 – Page 178 177 8 ...
Page 9
... Branch if Half Carry Flag Cleared BRTS k Branch if T Flag Set BRTC k Branch if T Flag Cleared BRVS k Branch if Overflow Flag is Set BRVC k Branch if Overflow Flag is Cleared 2503QS–AVR–02/11 ATmega32(L) Operation Flags Rd ← Z,C,N,V,H Rd ← Z,C,N,V,H Rdh:Rdl ← Rdh:Rdl + K Z,C,N,V,S Rd ← Z,C,N,V,H Rd ← Z,C,N,V,H Rd ← Z,C,N,V,H Rd ← ...
Page 10
... Set Twos Complement Overflow. CLV Clear Twos Complement Overflow SET Set T in SREG CLT Clear T in SREG SEH Set Half Carry Flag in SREG 2503QS–AVR–02/11 ATmega32(L) Operation Flags then PC ← None then PC ← None Rd ← Rr None Rd+1:Rd ← Rr+1:Rr None Rd ← ...
Page 11
... Clear Half Carry Flag in SREG MCU CONTROL INSTRUCTIONS NOP No Operation SLEEP Sleep WDR Watchdog Reset BREAK Break 2503QS–AVR–02/11 ATmega32(L) Operation Flags H ← None (see specific descr. for Sleep function) None (see specific descr. for WDR/timer) None For On-Chip Debug Only ...
Page 12
... Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) 2503QS–AVR–02/11 (2) Ordering Code Package ATmega32L-8AU 44A (3) ATmega32L-8AUR 44A ATmega32L-8PU 40P6 ATmega32L-8MU 44M1 (3) ATmega32L-8MUR 44M1 ATmega32-16AU 44A (3) ATmega32-16AUR 44A ATmega32-16PU 40P6 ATmega32-16MU 44M1 (3) ATmega32-16MUR 44M1 Package Type ATmega32(L) (1) Operational Range Industrial ...
Page 13
... San Jose, CA 95131 R 2503QS–AVR–02/11 PIN 0°~7° TITLE 44A, 44-lead Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) ATmega32( COMMON DIMENSIONS (Unit of Measure = mm) MIN MAX SYMBOL NOM A – – 1.20 A1 0.05 – ...
Page 14
... Mold Flash or Protrusion shall not exceed 0.25 mm (0.010"). 2325 Orchard Parkway San Jose, CA 95131 R 2503QS–AVR–02/11 D PIN 0º ~ 15º REF eB TITLE 40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP) ATmega32( COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM A – – A1 0.381 – D 52.070 – ...
Page 15
... Pin #1 Chamfer (C 0.30) Option C Pin #1 Notch e (0.20 R) TITLE 44M1, 44-pad 1.0 mm Body, Lead Pitch 0.50 mm, 5.20 mm Exposed Pad, Thermally Enhanced Plastic Very Thin Quad Flat No Lead Package (VQFN) ATmega32(L) SEATING PLANE SIDE VIEW COMMON DIMENSIONS (Unit of Measure = mm) MIN NOM MAX SYMBOL A ...
Page 16
... Always use OUT or SBI to set EERE in EECR. 2503QS–AVR–02/11 If ATmega32 is the only device in the scan chain, the problem is not visible. Select the Device ID Register of the ATmega32 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain ...
Page 17
... PWM Mode” on page 75 cycle waveform output in fast PWM mode. “Features” on page 1. “Data Retention” on page 6. “Errata” on page 336. ATmega32(L) 333, by replacing the package 44A include Tape & Reel devices. 251. have been removed. 251. “Features” on page 12: “ ...
Page 18
... Figure 1 on page 2, Figure 46 on page “Version” on page 226. “Calibration Byte” on page 258. “Page Size” on page 258. “ATmega32 Typical Characteristics” on page “Ordering Information” on page “Calibrated Internal RC Oscillator” on page ATmega32(L) 81, Table 45 on page 108, 126. 287. ...
Page 19
... Write During Power-down Sleep Mode” on page 204. Table 89 on page 232. “Packaging Information” on page “DC Characteristics” on page “Default Clock Source” on page “External Clock” on page 31 ATmega32(L) “JTAG Interface and On-chip regarding the JTAGEN fuse. page 228. Table 104 on page 257. 327. ...
Page 20
... Table 67 on page 164 (USART and I parameter in “DC Characteristics” on page “Oscillator Calibration Register – OSCCAL” on page 30 258. Table 42. Table 45 and Table Table 118, Table 120, and Table “Errata” on page 336. ATmega32(L) 34. (Timer/Counter2) 287. 46. 121. and “Cali- 20 ...
Page 21
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...