ATMEGA162-16MJ Atmel, ATMEGA162-16MJ Datasheet - Page 175
ATMEGA162-16MJ
Manufacturer Part Number
ATMEGA162-16MJ
Description
IC MCU AVR 16K 5V 16MHZ 44-QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA162-16MJ
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-VQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
- Current page: 175 of 324
- Download datasheet (6Mb)
Parity Generator
Disabling the
Transmitter
Data Reception –
The USART
Receiver
2513K–AVR–07/09
The Transmit Complete (TXC) Flag bit is set one when the entire frame in the Transmit Shift
Register has been shifted out and there are no new data currently present in the transmit buffer.
The TXC Flag bit is automatically cleared when a transmit complete interrupt is executed, or it
can be cleared by writing a one to its bit location. The TXC Flag is useful in half-duplex commu-
nication interfaces (like the RS-485 standard), where a transmitting application must enter
Receive mode and free the communication bus immediately after completing the transmission.
When the Transmit Compete Interrupt Enable (TXCIE) bit in UCSRB is set, the USART Transmit
Complete Interrupt will be executed when the TXC Flag becomes set (provided that global inter-
rupts are enabled). When the transmit complete interrupt is used, the interrupt handling routine
does not have to clear the TXC Flag, this is done automatically when the interrupt is executed.
The Parity Generator calculates the parity bit for the serial frame data. When parity bit is enabled
(UPM1 = 1), the transmitter control logic inserts the parity bit between the last data bit and the
first stop bit of the frame that is sent.
The disabling of the Transmitter (setting the TXEN to zero) will not become effective until ongo-
ing and pending transmissions are completed, i.e., when the Transmit Shift Register and
Transmit Buffer Register do not contain data to be transmitted. When disabled, the Transmitter
will no longer override the TxD pin.
The USART Receiver is enabled by writing the Receive Enable (RXEN) bit in the UCSRB Regis-
ter to one. When the receiver is enabled, the normal pin operation of the RxD pin is overridden
by the USART and given the function as the receiver’s serial input. The baud rate, mode of oper-
ation and frame format must be set up once before any serial reception can be done. If
synchronous operation is used, the clock on the XCK pin will be used as transfer clock.
ATmega162/V
175
Related parts for ATMEGA162-16MJ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
IC AVR MCU 16K 16MHZ 5V 44TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 16K 16MHZ 5V 40DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 16K 16MHZ 5V 44-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 16K 5V 16MHZ 44-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 16K 5V 16MHZ 44-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 16KB FLASH 16MHZ 44QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 16KB FLASH 16MHZ 44TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 16K 5V 16MHZ 44-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 16K 5V 16MHZ 44-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 16K 5V 16MHZ 40-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 16K 5V 16MHZ 40-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 16K 5V 16MHZ 44-TQFP
Manufacturer:
Atmel
Datasheet: