ATMEGA8L-8AJ Atmel, ATMEGA8L-8AJ Datasheet
ATMEGA8L-8AJ
Specifications of ATMEGA8L-8AJ
Available stocks
Related parts for ATMEGA8L-8AJ
ATMEGA8L-8AJ Summary of contents
Page 1
... Standby • I/O and Packages – 23 Programmable I/O Lines – 28-lead PDIP, 32-lead TQFP, and 32-pad QFN/MLF • Operating Voltages – 2.7V - 5.5V (ATmega8L) – 4.5V - 5.5V (ATmega8) • Speed Grades – 8MHz (ATmega8L) – 16MHz (ATmega8) • Power Consumption at 4Mhz, 3V, 25°C – ...
Page 2
Pin Configurations 2486ZS–AVR–02/11 PDIP (RESET) PC6 1 28 PC5 (ADC5/SCL) (RXD) PD0 2 27 PC4 (ADC4/SDA) (TXD) PD1 3 26 PC3 (ADC3) (INT0) PD2 4 25 PC2 (ADC2) (INT1) PD3 5 24 PC1 (ADC1) (XCK/T0) PD4 6 23 PC0 (ADC0) ...
Page 3
Overview The ATmega8 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8 achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power ...
Page 4
... Application Flash memory. Software in the Boot Flash Section will continue to run while the Application Flash Section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications ...
Page 5
Pin Descriptions VCC Digital supply voltage. GND Ground. Port B (PB7..PB0) Port 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The XTAL1/XTAL2/TOSC1/ Port B output buffers have symmetrical drive characteristics with both high ...
Page 6
the supply voltage pin for the A/D Converter, Port C (3..0), and ADC (7..6). It should externally connected to V nected to V AREF AREF is the analog reference pin for the A/D Converter. ...
Page 7
... Resources A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr. Note: Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C. ...
Page 8
Register Summary Address Name Bit 7 0x3F (0x5F) SREG I 0x3E (0x5E) SPH – 0x3D (0x5D) SPL SP7 0x3C (0x5C) Reserved 0x3B (0x5B) GICR INT1 0x3A (0x5A) GIFR INTF1 0x39 (0x59) TIMSK OCIE2 0x38 (0x58) TIFR OCF2 0x37 (0x57) SPMCR ...
Page 9
Register Summary (Continued) Address Name Bit 7 0x01 (0x21) TWSR TWS7 0x00 (0x20) TWBR Notes: 1. Refer to the USART description UBRRH/UCSRC Registers” on page 2. For compatibility with future devices, reserved bits should be written to zero if accessed. ...
Page 10
Instruction Set Summary Mnemonics Operands ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K Subtract Constant ...
Page 11
Instruction Set Summary (Continued) Mnemonics Operands BRIE k Branch if Interrupt Enabled BRID k Branch if Interrupt Disabled DATA TRANSFER INSTRUCTIONS MOV Rd, Rr Move Between Registers MOVW Rd, Rr Copy Register Word LDI Rd, K Load Immediate LD Rd, ...
Page 12
Instruction Set Summary (Continued) Mnemonics Operands CLT Clear T in SREG SEH Set Half Carry Flag in SREG CLH Clear Half Carry Flag in SREG MCU CONTROL INSTRUCTIONS NOP No Operation SLEEP Sleep 2486ZS–AVR–02/11 Description T ← ← ...
Page 13
... Lead Pitch 0.50mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) 2486ZS–AVR–02/11 (2) Ordering Code Package ATmega8L-8AU 32A (3) ATmega8L-8AUR 32A ATmega8L-8PU 28P3 ATmega8L-8MU 32M1-A (3) ATmega8L-8MUR 32M1-A ATmega8-16AU 32A (3) ATmega8-16AUR 32A ATmega8-16PU 28P3 ATmega8-16MU 32M1-A (3) ATmega8-16MUR 32M1-A Package Type ...
Page 14
Packaging Information 32A PIN 1 IDENTIFIER C Notes: 1. This package conforms to JEDEC reference MS-026, Variation ABA. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are ...
Page 15
A SEATING PLANE Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010"). 2325 Orchard Parkway San Jose, CA 95131 R 2486ZS–AVR–02/11 D ...
Page 16
Pin TOP VIEW Pin #1 Notch (0. BOTTOM VIEW Note: JEDEC Standard MO-220, Fig. 2 (Anvil Singulation), VHHD-2. 2325 Orchard Parkway San Jose, CA 95131 R ...
Page 17
Errata The revision letter in this section refers to the revision of the ATmega8 device. ATmega8 • First Analog Comparator conversion may be delayed • Interrupts may be lost when writing the timer registers in the asynchronous timer Rev. D ...
Page 18
Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request. Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR reg- ister triggers an unexpected EEPROM interrupt ...
Page 19
... Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision. Revision History Changes from Rev. 1. Updated the datasheet according to the Atmel new Brand Style Guide. 2486Y- 10/ Updated Rev. 2486Z- 02/11 “Tape&Reel” devices Changes from Rev ...
Page 20
Changes from Rev. 1. Updated 2486R- 07/ Added Rev. 2486S- 08/07 3. Updated 4. Updated Changes from Rev. 1. Added text to 2486Q- 10/ Fixed typo in Rev. 2486R- 07/07 3. Updated 4. Updated 5. Removed ...
Page 21
Table 89 on page 218 page 5. Updated descripton for bit page 6. Updated Changes from Rev. 1. Added note to MLF package in 2486M-12/ Updated Rev. 2486N-09/04 3. Updated 4. ADC4 and ADC5 ...
Page 22
Changes from Rev. 1. Updated V 2486J-02/ Updated Rev. 2486K-08/03 3. Updated 4. Updated Changes from Rev. 1. Improved the description of 2486I-12/02 to Rev. 2. Removed reference to the “Multipurpose Oscillator” application note and the “32 kHz ...
Page 23
Changes from Rev. 1. Added errata for Rev D, E, and F on 2486H-09/02 to Rev. 2486I-12/02 Changes from Rev. 1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles. 2486G-09/02 to Rev. 2486H-09/02 Changes from Rev. 1. Updated ...
Page 24
Changes from Rev. 1. Updated TWI Chapter. 2486B-12/01 to More details regarding use of the TWI Power-down operation and using the TWI as Master Rev. 2486C-03/02 with low TWBRR values are added into the datasheet. Added the note at the ...
Page 25
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...