ATMEGA169-16AI SL709 Atmel, ATMEGA169-16AI SL709 Datasheet - Page 18
![IC AVR MCU 16K 16MHZ IND 64TQFP](/photos/12/13/121332/313-64-tqfp_sml.jpg)
ATMEGA169-16AI SL709
Manufacturer Part Number
ATMEGA169-16AI SL709
Description
IC AVR MCU 16K 16MHZ IND 64TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA169-16AI SL709
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
SPI, UART/USART, USI
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
54
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
For Use With
ATAVRBFLY - KIT EVALUATION AVR BUTTERFLYATSTK502 - MOD EXPANSION AVR STARTER 500
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
ATMEGA16916ASL709
ATmega169 Rev C
18
ATmega169/V
•
•
•
•
•
•
6. Interrupts may be lost when writing the timer registers in the asynchronous
5. High Current Consumption In Power Down when JTAGEN is Programmed
4. LCD Contrast Control
3. Some Data Combinations Can Result in Dim Segments on the LCD
2. LCD Current Consumption
1. IDCODE masks data from TDI input
Interrupts may be lost when writing the timer registers in the asynchronous timer
High Current Consumption In Power Down when JTAGEN is Programmed
LCD Contrast Control
Some Data Combinations Can Result in Dim Segments on the LCD
LCD Current Consumption
IDCODE masks data from TDI input
timer
If one of the timer registers which is synchronized to the asynchronous timer2 clock
is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.
Problem Fix/Workaround
Always check that the Timer2 Timer/Counter register, TCNT2, does not have the
value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare
Register, OCR2.
The input buffer on TDO (PF6) is always enabled and the pull-up is always disabled
when JTAG is programmed. This can leave the output floating.
Problem Fix/Workaround
Add external pull-up to PF6.
Unprogram the JTAGEN Fuse before shipping out the end product.
The contrast control is not working properly when using synchronous clock (chip
clock) to obtain an LCD clock, and the chip clock is 125 kHz or faster.
Problem Fix/Workaround
Use a low chip clock frequency (32 kHz) or apply an external voltage to the LCD-
CAP pin.
All segments connected to a common plane might be dimmed (lower contrast) when
a certain combination of data is displayed.
Problem Fix/Workaround
Default waveform: If there are any unused segment pins, loading one of these with a
1 nF capacitor and always write ‘0’ to this segment eliminates the problem.
Low power waveform: Add a 1 nF capacitor to each common pin.
In an interval where V
current consumption is up to three times higher than expected. This will only be an
issue in Power-save mode with the LCD running as the LCD current is negligible
compared to the overall power consumption in all other modes of operation.
Problem Fix/Workaround
No known workaround.
The JTAG instruction IDCODE is not working correctly. Data to succeeding devices
are replaced by all-ones during Update-DR.
CC
is within the range VLCD -0.2V to VLCD + 0.4V, the LCD
2514PS–AVR–07/06