ADP3338AKC-3.3-RL Analog Devices Inc, ADP3338AKC-3.3-RL Datasheet - Page 9
![IC REG LDO 1A PREC 3.3V SOT-223](/photos/7/52/75283/505-sot-223_3-lead_tab_sml.jpg)
ADP3338AKC-3.3-RL
Manufacturer Part Number
ADP3338AKC-3.3-RL
Description
IC REG LDO 1A PREC 3.3V SOT-223
Manufacturer
Analog Devices Inc
Series
anyCAP®r
Datasheet
1.ADP3338AKCZ-5-R7.pdf
(16 pages)
Specifications of ADP3338AKC-3.3-RL
Rohs Status
RoHS non-compliant
Regulator Topology
Positive Fixed
Voltage - Output
3.3V
Voltage - Input
Up to 8V
Voltage - Dropout (typical)
0.19V @ 1A
Number Of Regulators
1
Current - Output
1A
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
SOT-223 (3 leads + Tab), SC-73, TO-261
Current - Limit (min)
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADP3338AKC-3.3-RL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
THEORY OF OPERATION
The ADP3338 anyCAP LDO uses a single control loop for
regulation and reference functions. The output voltage is sensed
by a resistive voltage divider, consisting of R1 and R2, which is
varied to provide the available output voltage option. Feedback
is taken from this network by way of a series diode (D1) and a
second resistor divider (R3 and R4) to the input of an amplifier.
A very high gain error amplifier is used to control this loop. The
amplifier is constructed in such a way that equilibrium produces
a large, temperature-proportional input offset voltage that is
repeatable and very well controlled. The temperature-propor-
tional offset voltage is combined with the complementary diode
voltage to form a virtual band gap voltage that is implicit in the
network, although it never appears explicitly in the circuit.
Ultimately, this patented design makes it possible to control the
loop with only one amplifier. This technique also improves the
noise characteristics of the amplifier by providing more flexi-
bility on the trade off of noise sources that leads to a low noise
design.
The R1, R2 divider is chosen in the same ratio as the band gap
voltage to the output voltage. Although the R1, R2 resistor
divider is loaded by Diode D1 and a second divider consisting
of R3 and R4, the values can be chosen to produce a tempera-
ture-stable output. This unique arrangement specifically corrects
for the loading of the divider, thus avoiding the error resulting
from base current loading in conventional circuits.
The patented amplifier controls a new and unique noninverting
driver that drives the pass transistor, Q1. The use of this special
noninverting driver enables the frequency compensation to
INPUT
NONINVERTING
WIDEBAND
DRIVER
Q1
ADP3338
Figure 21. Functional Block Diagram
COMPENSATION
CAPACITOR
Rev. B | Page 9 of 16
g
m
PTAT
V
OS
R4
GND
include the load capacitor in a pole-splitting arrangement to
achieve reduced sensitivity to the value, type, and ESR of the
load capacitance.
Most LDOs place very strict requirements on the range of ESR
values for the output capacitor because they are difficult to
stabilize due to the uncertainty of load capacitance and resis-
tance. Moreover, the ESR value required to keep conventional
LDOs stable changes depending on load and temperature.
These ESR limitations make designing with LDOs more
difficult because of their unclear specifications and extreme
variations over temperature.
With the ADP3338 anyCAP LDO, this is no longer true. It can
be used with virtually any good quality capacitor, with no
constraint on the minimum ESR. This innovative design
provides circuit stability with just a small 1 µF capacitor on the
output. Additional advantages of the pole-splitting scheme
include superior line noise rejection and very high regulator
gain to achieve excellent line and load regulation. An impressive
±1.4% accuracy is guaranteed over line, load, and temperature.
Additional features of the circuit include current limit and
thermal shutdown.
ATTENUATION
(V
BANDGAP
V
CURRENT
IN
PTAT
R3
1 µ F
C1
/V
D1
OUT
OUTPUT
)
R1
(a)
R2
Figure 20. Typical Application Circuit
IN
R
C
LOAD
LOAD
ADP3338
OUT
GND
ADP3338
C2
1 µ F
V
OUT