LX8383A-00IP Microsemi Analog Mixed Signal Group, LX8383A-00IP Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/4/444/microsemi_analog_mixed_signal_group_sml.jpg)
LX8383A-00IP
Manufacturer Part Number
LX8383A-00IP
Description
IC REG LDO POS 7.5A ADJ TO220
Manufacturer
Microsemi Analog Mixed Signal Group
Datasheet
1.LX8383-00CP.pdf
(7 pages)
Specifications of LX8383A-00IP
Regulator Topology
Positive Adjustable
Voltage - Output
Adjustable
Voltage - Input
Up to 10V
Voltage - Dropout (typical)
1V @ 7.5A
Number Of Regulators
1
Current - Output
7.5A (Min)
Operating Temperature
-25°C ~ 125°C
Mounting Type
Through Hole
Package / Case
TO-220
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Limit (min)
-
LX8383-xx/8383A-xx/8383B-xx
2
* This pin GND for fixed voltage versions.
Power Dissipation .................................................................................. Internally Limited
Input Voltage ................................................................................................................ 10V
Input to Output Voltage Differential ........................................................................... 10V
Operating Junction Temperature
Storage Temperature Range ...................................................................... -65°C to 150°C
Lead Temperature (Soldering, 10 seconds) ............................................................. 300°C
Note 1. Exceeding these ratings could cause damage to the device. All voltages are with respect
P PACKAGE:
V PACKAGE:
Junction Temperature Calculation: T
The
All of the above assume no ambient airflow.
THERMAL RESISTANCE-JUNCTION TO TAB,
THERMAL RESISTANCE-JUNCTION TO AMBIENT,
THERMAL RESISTANCE-JUNCTION TO TAB,
THERMAL RESISTANCE-JUNCTION TO AMBIENT,
Plastic (P & V Packages) ....................................................................................... 150°C
JA
ADJ or
GND*
numbers are guidelines for the thermal performance of the device/pc-board system.
to Ground. Currents are positive into, negative out of the specified terminal.
V
IN
A B S O L U T E M A X I M U M R AT I N G S
Circuit
Bias
T H ER MAL DATA
P R O D U C T D A T A B O O K 1 9 9 6 / 1 9 9 7
J
7 . 5 A L
= T
Limit Circuit
Thermal
A
+ (P
P
JT
JT
D
R O D U C T I O N
x
O W
JA
JA
JA
).
D
R O P O U T
BL OCK D IA GR A M
Bandgap
Circuit
(Note 1)
P
O S I T I V E
D
A T A
Control
2.7°C/W
1.6°C/W
Circuit
60°C/W
35°C/W
S
R
E G U L A T O R S
H E E T
Output
Circuit
SOA Protection
Limit Circuit
Current
Circuit
* Pin 1 is GND for fixed voltage versions.
* Pin 1 is GND for fixed voltage versions.
PACKAGE PIN OUTS
TAB IS V
TAB ON REVERSE SIDE IS V
P PACKAGE
V PACKAGE
OUT
(Top View)
(Top View)
3
2
1
3
2
1
Copyright © 1996
Rev. 1.0
OUT
V
V
ADJ / GND*
V
ADJ / GND*
V
V
OUT
OUT
OUT
IN
IN
12/96