ATA8202-EK Atmel, ATA8202-EK Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATA8202-EK
Manufacturer Part Number
ATA8202-EK
Description
BOARD RF RCVR FLEXIBLE 433MHZ
Manufacturer
Atmel
Type
Receiver, ASK/FSKr
Datasheet
1.ATA8201-EK.pdf
(44 pages)
Specifications of ATA8202-EK
Frequency
433MHz ~ 435MHz
For Use With/related Products
ATA8202
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
16. Digital Timing Characteristics
All parameters refer to GND and are valid for T
f
specific sections of the “Electrical Characteristics”
4971C–INDCO–04/09
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
RF
10.1
10.2
10.3
10.4
10.5
No.
9.1
9.2
= 433.92 MHz unless otherwise specified. Details about current consumption, timing, and digital pin properties can be found in the
10
9
Parameters
Basic Clock Cycle of the Digital Circuitry
Basic clock cycle
Extended basic clock
cycle
Active Mode
Startup PLL
Startup signal
processing
Bit rate range
Minimum time period
between edges at pin
DATA_OUT
Edge-to-edge time
period of the data signal
for full sensitivity in
Active mode
Test Conditions
BR_Range_0
BR_Range_1
BR_Range_2
BR_Range_3
BR_Range_0
BR_Range_1
BR_Range_2
BR_Range_3
ASK
BR_Range =
BR_Range0
BR_Range1
BR_Range2
BR_Range3
FSK
BR_Range =
BR_Range0
BR_Range1
BR_Range2
BR_Range3
BR_Range_0
BR_Range_1
BR_Range_2
BR_Range_3
BR_Range_0
BR_Range_1
BR_Range_2
BR_Range_3
amb
= 25°C, V
VS3V_AVCC
Pin
24
T
= V
T
Startup_Sig_Proc
BR_Range
T
DATA_OUT_min
T
Symbol
Startup_PLL
T
DATA_OUT
VS5V
T
XDCLK
DCLK
= 3V, and V
16 / f
T
929.5
545.5
353.5
257.5
10
Min.
XDCLK
200
100
T
T
1.0
2.0
4.0
8.0
1.0
2.0
4.0
8.0
50
25
8
4
2
1
DCLK
DCLK
VS5V
XTO
= 5V. Typical values are given at
ATA8201/ATA8202
Typ.
16 / f
15 µs +
208
929.5
545.5
353.5
257.5
T
Max.
10.0
10.0
10.0
20.0
62.5
500
250
125
T
T
2.5
5.0
2.5
5.0
DCLK
8
4
2
1
DCLK
DCLK
XTO
Kbits/s
Unit
µs
µs
µs
µs
µs
Type*
A
A
A
A
A
A
B
39