NUC120LD1BN Nuvoton Technology Corporation of America, NUC120LD1BN Datasheet - Page 111
NUC120LD1BN
Manufacturer Part Number
NUC120LD1BN
Description
IC MCU 32BIT 64KB FLASH 48LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro™r
Specifications of NUC120LD1BN
Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
I²C, IrDA, SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, I²S, LVD, POR, PS2, PWM, WDT
Number Of I /o
31
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
NUC120LD1BN
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
- NUC100LC1BN PDF datasheet
- NUC100LC1BN_PRODUCT_CHANGE PDF datasheet #2
- NUC120LC1BN PDF datasheet #3
- NUC120LC1BN PDF datasheet #4
- Current page: 111 of 600
- Download datasheet (6Mb)
5
5.1
The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor. It has an AMBA
AHB-Lite interface and includes an NVIC component. It also has optional hardware debug
functionality. The processor can execute Thumb code and is compatible with other Cortex-M
profile processor. The profile supports two modes -Thread mode and Handler mode. Handler
mode is entered as a result of an exception. An exception return can only be issued in Handler
mode. Thread mode is entered on Reset, and can be entered as a result of an exception return.
Figure 5-1 shows the functional controller of processor.
The implemented device provides:
FUNCTIONAL DESCRIPTION
ARM
Interrupts
®
Cortex™-M0 Core
NuMicro™ NUC100 Series Technical Reference Manual
A low gate count processor that features:
Cortex-M0 components
Controller
Wakeup
Interrupt
The ARMv6-M Thumb® instruction set
Thumb-2 technology
ARMv6-M compliant 24-bit SysTick timer
A 32-bit hardware multiplier
The system interface supports little-endian data accesses
The ability to have deterministic, fixed-latency, interrupt handling
Load/store-multiples and multicycle-multiplies that can be abandoned and
restarted to facilitate rapid interrupt handling
C Application Binary Interface compliant exception model. This is the ARMv6-M,
C Application Binary Interface (C-ABI) compliant exception model that enables
the use of pure C functions as interrupt handlers
Low power sleep-mode entry using Wait For Interrupt (WFI), Wait For Event
(WFE) instructions, or the return from interrupt sleep-on-exit feature
(WIC)
Figure 5-1 Functional Controller Diagram
Cortex-M0 processor
Controller
Vectored
Interrupt
Nested
(NVIC)
- 111 -
Bus Matrix
Cortex-M0
Processor
AHB-Lite
interface
Core
Publication Release Date: Oct 22, 2010
Watchpoint
Breakpoint
Debugger
interface
Debug
Unit
and
Serial Wire or
JTAG debug port
Revision V1.06
Access
Debug
(DAP)
Port
Related parts for NUC120LD1BN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Nuvoton Technology Corporation of America
Datasheet:
Part Number:
Description:
Manufacturer:
Nuvoton Technology Corporation of America
Datasheet:
Part Number:
Description:
Manufacturer:
Nuvoton Technology Corporation of America
Datasheet:
Part Number:
Description:
Manufacturer:
Nuvoton Technology Corporation of America
Datasheet:
Part Number:
Description:
Manufacturer:
Nuvoton Technology Corporation of America
Datasheet:
Part Number:
Description:
Manufacturer:
Nuvoton Technology Corporation of America
Datasheet:
Part Number:
Description:
Manufacturer:
Nuvoton Technology Corporation of America
Datasheet: