KSZ8863RLLI Micrel Inc, KSZ8863RLLI Datasheet - Page 52

no-image

KSZ8863RLLI

Manufacturer Part Number
KSZ8863RLLI
Description
IC ETHERNET SWITCH 3PORT 48-LQFP
Manufacturer
Micrel Inc
Datasheet

Specifications of KSZ8863RLLI

Controller Type
Ethernet Switch Controller
Interface
MII
Voltage - Supply
1.8V, 2.5V, 3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / RoHS Status
Supplier Unconfirmed, Lead free / RoHS Compliant
Other names
576-3752

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8863RLLI
Manufacturer:
RAMTRON
Quantity:
1 143
Part Number:
KSZ8863RLLI
Manufacturer:
MICREL10
Quantity:
81
Part Number:
KSZ8863RLLI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8863RLLI
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8863RLLI
0
Micrel, Inc.
Register 6 (0x06): Global Control 4
Register 7 (0x07): Global Control 5
Note: (1) 100BT Rate: 148,800 frames/sec * 67 ms/interval * 1% = 99 frames/interval (approx.) = 0x63
September 2009
2-0
7-0
Bit
Bit
7
6
5
4
3
Reserved
Switch MII Half
Duplex Mode
Switch MII
Flow Control
Enable
Switch MII
10BT
Null VID
Replacement
Broadcast
Storm
Protection
Rate
Bit [10:8]
Broadcast
Storm
Protection
Rate
Bit [7:0]
Name
Name
(1)
(1)
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
Description
Reserved
Do not change the default values.
= 1, enable MII interface half-duplex mode.
= 0, enable MII interface full-duplex mode.
= 1, enable full duplex flow control on Switch MII interface.
= 0, disable full duplex flow control on Switch MII interface.
= 1, the switch interface is in 10Mbps mode
= 0, the switch interface is in 100Mbps mode
= 1, will replace NULL VID with port VID (12 bits)
= 0, no replacement for NULL VID
This register along with the next register determines how many “64
byte blocks” of packet data are allowed on an input port in a preset
period. The period is 67ms for 100BT or 500ms for 10BT. The
default is 1%.
Description
This register along with the previous register determines how many
“64 byte blocks” of packet data are allowed on an input port in a
preset period. The period is 67ms for 100BT or 500ms for 10BT.
The default is 1%.
52
KSZ8863MLL/FLL/RLL
Default
Default
0x63
000
0
0
1
0
0
M9999-091009-1.1

Related parts for KSZ8863RLLI