A40MX04-PLG44 Actel, A40MX04-PLG44 Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
A40MX04-PLG44
Manufacturer Part Number
A40MX04-PLG44
Description
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer
Actel
Datasheet
1.A40MX04-PLG44.pdf
(124 pages)
Specifications of A40MX04-PLG44
Processor Series
A40MX04
Core
IP Core
Number Of Macrocells
547
Maximum Operating Frequency
250 MHz
Number Of Programmable I/os
69
Delay Time
5.6 ns
Supply Voltage (max)
5.5 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
3 V
Number Of Gates
6000
Package / Case
PLCC-44
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A40MX04-PLG44I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Parameter Measurement
Figure 1-21 • Output Buffer Delays
Figure 1-22 • AC Test Loads
Figure 1-23 • Input Buffer Delays
PAD
Y
GND
In
PAD
V
PAD
OL
t INYH
1.5V
(Used to measure propagation delay)
To the output under test
t DLH
50%
3V
INBUF
50%
1.5V
V
50%
1.5V
V
CCI
OH
t INYL
t DHL
Load 1
0V
Y
50%
1.5V
35 pF
E
PAD
D
TRIBUFF
t ENZL
50%
V
CCI
To the output under test
E
1.5V
50%
V
v6.1
OL
t ENLZ
Figure 1-24 • Module Delays
PAD
10%
(Used to measure rising/falling edges)
T o AC test loads (shown below)
S, A or B
V
C CI
Y
Y
E
PAD
GND
Load 2
R to V
R to GND for t PHZ/ t PZH
R=1k
GND
t PLH
t ENZH
50%
35 pF
50%
t PHL
50%
Ω
CCI
50%
50%
1.5V
50%
for t PLZ/ t PZL
V
40MX and 42MX FPGA Families
OH
PHL
t ENHZ
t PLH
S
A
B
50%
90%
50%
Y
1-25