AGL030V2-VQG100 Actel, AGL030V2-VQG100 Datasheet - Page 42
AGL030V2-VQG100
Manufacturer Part Number
AGL030V2-VQG100
Description
FPGA - Field Programmable Gate Array 30K System Gates
Manufacturer
Actel
Datasheet
1.AGL030V2-CSG81.pdf
(236 pages)
Specifications of AGL030V2-VQG100
Processor Series
AGL030
Core
IP Core
Maximum Operating Frequency
526.32 MHz, 892.86 MHz
Number Of Programmable I/os
79
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
AGL-Icicle-Kit, AGL-Dev-Kit-SCS, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Number Of Gates
30 K
Package / Case
VQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AGL030V2-VQG100
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
AGL030V2-VQG100I
Manufacturer:
Microsemi SoC
Quantity:
10 000
- Current page: 42 of 236
- Download datasheet (8Mb)
IGLOO DC and Switching Characteristics
Table 2-28 • Summary of AC Measuring Points
Table 2-29 • I/O AC Parameter Definitions
2- 28
Summary of I/O Timing Characteristics – Default I/O Software Settings
Standard
3.3 V LVTTL / 3.3 V LVCMOS
3.3 V VCMOS Wide Range
2.5 V LVCMOS
1.8 V LVCMOS
1.5 V LVCMOS
1.2 V LVCMOS
1.2 V LVCMOS Wide Range
3.3 V PCI
3.3 V PCI-X
Parameter
t
t
t
t
t
t
t
t
t
t
t
DP
PY
DOUT
EOUT
DIN
HZ
ZH
LZ
ZL
ZHS
ZLS
Data to Pad delay through the Output Buffer
Pad to Data delay through the Input Buffer
Data to Output Buffer delay through the I/O interface
Enable to Output Buffer Tristate Control delay through the I/O interface
Input Buffer to Data delay through the I/O interface
Enable to Pad delay through the Output Buffer—High to Z
Enable to Pad delay through the Output Buffer—Z to High
Enable to Pad delay through the Output Buffer—Low to Z
Enable to Pad delay through the Output Buffer—Z to Low
Enable to Pad delay through the Output Buffer with delayed enable—Z to High
Enable to Pad delay through the Output Buffer with delayed enable—Z to Low
Parameter Definition
R ev i sio n 1 8
Measuring Trip Point (Vtrip)
0.285 * VCCI (RR)
0.285 * VCCI (RR)
0.615 * VCCI (FF)
0.615 * VCCI (FF)
0.60 V
0.60 V
0.90 V
0.75 V
1.4 V
1.4 V
1.2 V
Related parts for AGL030V2-VQG100
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
PQFP 100/FPGA, 768 CLBS, 30000 GATES, 108 MHz
Manufacturer:
Actel
Part Number:
Description:
FPGA - Field Programmable Gate Array 30K System Gates IGLOO
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 30K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 30K SYSTEM GATES
Manufacturer:
Actel
Part Number:
Description:
Igloo Low-power Flash Fpgas With Flash*freeze Technology
Manufacturer:
Actel Corporation
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 30K System Gates
Manufacturer:
Actel
Part Number:
Description:
FPGA - Field Programmable Gate Array 30K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools Silicon Sculptor Programming Mod
Manufacturer:
Actel