AGL030V2-QNG132 Actel, AGL030V2-QNG132 Datasheet - Page 129
AGL030V2-QNG132
Manufacturer Part Number
AGL030V2-QNG132
Description
FPGA - Field Programmable Gate Array 30K System Gates
Manufacturer
Actel
Datasheet
1.AGL030V2-CSG81.pdf
(236 pages)
Specifications of AGL030V2-QNG132
Processor Series
AGL030
Core
IP Core
Maximum Operating Frequency
526.32 MHz, 892.86 MHz
Number Of Programmable I/os
81
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
AGL-Icicle-Kit, AGL-Dev-Kit-SCS, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Number Of Gates
30 K
Package / Case
QFN-132
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AGL030V2-QNG132
Manufacturer:
Actel
Quantity:
135
- Current page: 129 of 236
- Download datasheet (8Mb)
Clock Conditioning Circuits
Table 2-188 • IGLOO CCC/PLL Specification
Parameter
Clock Conditioning Circuitry Input Frequency f
Clock Conditioning Circuitry Output Frequency f
Delay Increments in Programmable Delay Blocks
Number of Programmable Values in Each Programmable Delay Block
Serial Clock (SCLK) for Dynamic PLL
Input Cycle-to-Cycle Jitter (peak magnitude)
CCC Output Peak-to-Peak Period Jitter F
Acquisition Time
Tracking Jitter
Output Duty Cycle
Delay Range in Block: Programmable Delay 1
Delay Range in Block: Programmable Delay 2
Delay Range in Block: Fixed Delay
Notes:
1. This delay is a function of voltage and temperature. See
2. T
3. Maximum value obtained for a Std. speed grade device in Worst-Case Commercial Conditions. For specific junction
4. For the definitions of Type 1 and Type 2, refer to the PLL Block Diagram in the "Clock Conditioning Circuits in IGLOO
5. The AGL030 device does not support PLL.
6. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock
temperature and voltage supply levels, refer to
and ProASIC3 Devices" chapter of the
edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter
parameter.
0.75 MHz to 24 MHz
24 MHz to 100 MHz
100 MHz to 250 MHz
J
= 25°C, V
CCC Electrical Specifications
Timing Characteristics
For IGLOO V2 or V5 Devices, 1.5 V DC Core Supply Voltage
CC
= 1.5 V
1, 2, 4
3
IGLOO FPGA Fabric User’s
CCC_OUT
IN_CCC
1, 2, 4
1, 2, 4
OUT_CCC
Table 2-6 on page 2-7
1, 2
LockControl = 0
LockControl = 1
LockControl = 0
LockControl = 1
R ev i si o n 1 8
Table 2-6 on page 2-7
Guide.
for derating values.
1 Global
Network
0.50%
1.00%
2.50%
Maximum Peak-to-Peak Period Jitter
0.469
Used
Min.
0.75
1.25
48.5
and
1.5
Table 2-7 on page 2-7
FB Used
External
0.75%
1.50%
3.75%
IGLOO Low Power Flash FPGAs
Typ.
360
3.5
Networks
3 Global
0.70%
1.20%
2.75%
15.65
15.65
Used
Max.
250
250
100
300
51.5
6.0
2.5
1.5
32
1
for deratings.
Units
MHz
MHz
ms
ps
ns
ns
µs
ns
ns
ns
ns
ns
%
2- 115
Related parts for AGL030V2-QNG132
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
PQFP 100/FPGA, 768 CLBS, 30000 GATES, 108 MHz
Manufacturer:
Actel
Part Number:
Description:
FPGA - Field Programmable Gate Array 30K System Gates IGLOO
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 30K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 30K SYSTEM GATES
Manufacturer:
Actel
Part Number:
Description:
Igloo Low-power Flash Fpgas With Flash*freeze Technology
Manufacturer:
Actel Corporation
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 30K System Gates
Manufacturer:
Actel
Part Number:
Description:
FPGA - Field Programmable Gate Array 30K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools Silicon Sculptor Programming Mod
Manufacturer:
Actel