A3P060-QNG132 Actel, A3P060-QNG132 Datasheet - Page 105
A3P060-QNG132
Manufacturer Part Number
A3P060-QNG132
Description
FPGA - Field Programmable Gate Array 60K System Gates
Manufacturer
Actel
Datasheet
1.A3P1000-FGG144.pdf
(218 pages)
Specifications of A3P060-QNG132
Processor Series
A3P060
Core
IP Core
Maximum Operating Frequency
350 MHz
Number Of Programmable I/os
96
Data Ram Size
18432
Delay Time
11.1 ns
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
A3PE-Proto-Kit, A3PE-Brd1500-Skt, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
60 K
Package / Case
QFN-132
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 105 of 218
- Download datasheet (7Mb)
Table 2-113 • A3P600 Global Resource
Table 2-114 • A3P1000 Global Resource
Parameter
t
t
t
t
t
F
Notes:
1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element,
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully
3. For specific junction temperature and voltage supply levels, refer to
Parameter
t
t
t
t
t
F
Notes:
1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element,
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully
3. For specific junction temperature and voltage supply levels, refer to
RCKL
RCKH
RCKMPWH
RCKMPWL
RCKSW
RCKL
RCKH
RCKMPWH
RCKMPWL
RCKSW
RMAX
RMAX
located in a lightly loaded row (single element is connected to the global net).
loaded row (all available flip-flops are connected to the global net in the row).
located in a lightly loaded row (single element is connected to the global net).
loaded row (all available flip-flops are connected to the global net in the row).
Commercial-Case Conditions: T
Commercial-Case Conditions: T
Input Low Delay for Global Clock
Input High Delay for Global Clock
Minimum Pulse Width High for Global Clock
Minimum Pulse Width Low for Global Clock
Maximum Skew for Global Clock
Maximum Frequency for Global Clock
Input Low Delay for Global Clock
Input High Delay for Global Clock
Minimum Pulse Width High for Global Clock
Minimum Pulse Width Low for Global Clock
Maximum Skew for Global Clock
Maximum Frequency for Global Clock
Description
Description
J
J
= 70°C, VCC = 1.425 V
= 70°C, VCC = 1.425 V
R e v i s i o n 9
Min.
Min.
Table 2-6 on page 2-6
0.94
0.93
Table 2-6 on page 2-6
0.87
0.86
1
1
–2
–2
Max.
Max.
1.16
1.19
0.26
1.09
1.11
0.26
2
2
Min.
Min.
0.99
0.98
1.07
1.06
1
1
–1
–1
for derating values.
for derating values.
Max.
Max.
1.24
1.27
0.29
1.32
1.35
0.29
ProASIC3 Flash Family FPGAs
2
2
Min.
Min.
1.17
1.15
1.26
1.24
Std.
1
1
Std.
Max.
Max.
1.46
1.49
0.34
1.55
1.59
0.35
2
2
Units
Units
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2- 91
Related parts for A3P060-QNG132
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
A3P060-2TQG144I
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
A3P060-FGG144I
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
A3P060-FGG144T
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 60K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 60K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
PQFP 144/FPGA, 1536 CLBS, 60000 GATES, 350 MHz
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
Manufacturer:
Actel
Datasheet: