A3P125-QNG132 Actel, A3P125-QNG132 Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
A3P125-QNG132
Manufacturer Part Number
A3P125-QNG132
Description
FPGA - Field Programmable Gate Array 125K System Gates
Manufacturer
Actel
Datasheet
1.A3P1000-FGG144.pdf
(218 pages)
Specifications of A3P125-QNG132
Processor Series
A3P125
Core
IP Core
Maximum Operating Frequency
350 MHz
Number Of Programmable I/os
133
Data Ram Size
36864
Delay Time
11.1 ns
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
A3PE-Proto-Kit, A3PE-Brd1500-Skt, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
125 K
Package / Case
QFN-132
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A3P125-QNG132
Manufacturer:
ACT
Quantity:
343
Company:
Part Number:
A3P125-QNG132I
Manufacturer:
ACT
Quantity:
265
Part Number:
A3P125-QNG132I
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
- Current page: 36 of 218
- Download datasheet (7Mb)
ProASIC3 DC and Switching Characteristics
2- 22
Summary of I/O Timing Characteristics – Default I/O Software
Settings
Table 2-22 • Summary of AC Measuring Points
Table 2-23 • I/O AC Parameter Definitions
Standard
3.3 V LVTTL / 3.3 V LVCMOS
3.3 V LVCMOS Wide Range
2.5 V LVCMOS
1.8 V LVCMOS
1.5 V LVCMOS
3.3 V PCI
3.3 V PCI-X
Parameter
t
t
t
t
t
t
t
t
t
t
t
DP
PY
DOUT
EOUT
DIN
HZ
ZH
LZ
ZL
ZHS
ZLS
Data to Pad delay through the Output Buffer
Pad to Data delay through the Input Buffer
Data to Output Buffer delay through the I/O interface
Enable to Output Buffer Tristate Control delay through the I/O interface
Input Buffer to Data delay through the I/O interface
Enable to Pad delay through the Output Buffer—High to Z
Enable to Pad delay through the Output Buffer—Z to High
Enable to Pad delay through the Output Buffer—Low to Z
Enable to Pad delay through the Output Buffer—Z to Low
Enable to Pad delay through the Output Buffer with delayed enable—Z to High
Enable to Pad delay through the Output Buffer with delayed enable—Z to Low
R e visio n 9
Parameter Definition
Measuring Trip Point (V
0.285 * VCCI (RR)
0.285 * VCCI (RR)
0.615 * VCCI (FF)
0.615 * VCCI (FF)
0.90 V
0.75 V
1.4 V
1.4 V
1.2 V
trip
)
Related parts for A3P125-QNG132
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![A3P125-FG144I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
A3P125-FG144I
Manufacturer:
Actel
Datasheet:
![A3P125-FGG144I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FG144/I/A3P125-FGG144I
Manufacturer:
Actel
Datasheet:
![A3P125-TQG144](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 125K System Gates
Manufacturer:
Actel
Datasheet:
![A3P125-VQG100](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 125K System Gates
Manufacturer:
Actel
Datasheet:
![A3P125-FGG144](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 125K System Gates
Manufacturer:
Actel
Datasheet:
![A3P125-PQG208](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 125K System Gates
Manufacturer:
Actel
Datasheet:
![A3P125-1QNG132I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
QFN 132/FPGA, 3072 CLBS, 125000 GATES, 350 MHz
Manufacturer:
Actel
![A3P125-1VQG100I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
PQFP 100/FPGA, 3072 CLBS, 125000 GATES, 350 MHz
Manufacturer:
Actel