NLSX5014MUTAG ON Semiconductor, NLSX5014MUTAG Datasheet
NLSX5014MUTAG
Specifications of NLSX5014MUTAG
Available stocks
Related parts for NLSX5014MUTAG
NLSX5014MUTAG Summary of contents
Page 1
... Both the side, and vice-versa. CC and CC supply must supply NLSX5014MUTAG NLSX5014DR2G NLSX5014DTR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D. 1 http://onsemi.com MARKING DIAGRAMS UQFN12 AAMG MU SUFFIX ...
Page 2
NLSX5014 +1.8 V System I I I/ GND OE EN GND Figure 1. Typical Application Circuit 2 ...
Page 3
GND UQFN12 (Top View) I/O V I/O V I/O V I/O V PIN ASSIGNMENT ...
Page 4
MAXIMUM RATINGS Symbol Parameter V High−side DC Supply Voltage CC V Low−side DC Supply Voltage L I −Referenced DC Input/Output Voltage −Referenced DC Input/Output Voltage Enable Control Pin DC Input ...
Page 5
DC ELECTRICAL CHARACTERISTICS Symbol Parameter V I/O V Input HIGH Voltage IHC CC V I/O V Input LOW Voltage ILC CC V I/O V Input HIGH Voltage IHL L V I/O V Input LOW Voltage ILL L V Control Pin ...
Page 6
TIMING CHARACTERISTICS Symbol Parameter t I/O V Rise Time R−VCC CC t I/O V Fall Time F−VCC CC t I/O V Rise Time R− I/O V Fall Time F− I/O V One−Shot OVCC CC Output Impedance ...
Page 7
TIMING CHARACTERISTICS (continued) Symbol Parameter t I/O_V Output Enable Time EN−VCC CC t I/O_V Output Enable Time EN− I/O_V Output Disable Time DIS−VCC CC t I/O_V Output Disable Time DIS−VL L MDR Maximum Data Rate 10. Normal test ...
Page 8
DYNAMIC POWER CONSUMPTION Symbol Parameter Input port MHz, PD_VL L Load V = Output Port Input port MHz, ...
Page 9
STATIC POWER CONSUMPTION (T Symbol Parameter Input port MHz, PD_VL L Load V = Output Port EN = GND (outputs disabled Input port ...
Page 10
NLSX5014 I Source t v I/O V RISE/FALL 90% 50% 10% t PD_VL−VCC I 90% 50% 10% t F−VCC Figure 3. Driving I/O V Test Circuit and Timing L PULSE ...
Page 11
IMPORTANT APPLICATIONS INFORMATION Level Translator Architecture The NLSX5014 auto−sense bi−directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages, V and levels on the input and output ...
Page 12
... NOTE 3 M 0.32 2.30 11X 0.22 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 12 NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0 ...
Page 13
G −T− SEATING 14 PL PLANE 0.25 (0.010 PACKAGE DIMENSIONS SOIC−14 D SUFFIX CASE 751A−03 ISSUE 0.25 (0.010 ...
Page 14
... SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...