NCP1529ASNT1GEVB ON Semiconductor, NCP1529ASNT1GEVB Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
NCP1529ASNT1GEVB
Manufacturer Part Number
NCP1529ASNT1GEVB
Description
BOARD EVAL NCP1529
Manufacturer
ON Semiconductor
Specifications of NCP1529ASNT1GEVB
Design Resources
NCP1529ASNT1GEVB Schematic NCP1529ASNT1GEVB Gerber Files NCP1529ASNT1GEVB Bill of Materials
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Electrical Layout Considerations
requires respect of some rules to get a powerful portable
application. Good layout is key to prevent switching
regulators to generate noise to application and to
themselves.
Electrical layout guide lines are:
•
•
•
V
GND Plane
IN
Implementing a high frequency DC-DC converter
Use short and large traces when large amount of current
is flowing.
Keep the same ground reference for input and output
capacitors to minimize the loop formed by high current
path from the battery to the ground plane.
Isolate feedback pin from the switching pin and the
current loop to protect against any external parasitic
signal coupling. Add a feed-forward capacitor between
V
Figure 7. TSOP-5 Recommended Board Layout
OUT
Trace
and FB which adds a zero to the loop and
FB Trace
EN Trace
NCP1529 - PCB LAYOUT GUIDELINES
LAYOUT CONSIDERATIONS
Trace
Trace
V
SW
OUT
http://onsemi.com
NCP1529EVB
12
will help NCP1529 noise immunity and loop stability.
Thermal Layout Considerations
consideration such as:
•
•
•
requirements, UDFN6 package using exposed pad
connected to main radiator is recommended. Refer to
Notes 6, 7, and 8.
A four layer PCB with a ground plane and a power plane
High power dissipation in small package leads to thermal
For high ambient temperature and high power dissipation
participates to the good loop stability. A 18pF capacitor
is recommended to meet compensation requirements.
Enlarge V
power plane.
Connect GND pin to top plane.
Join top, bottom and each ground plane together using
several free vias in order to increase radiator size.
Figure 8. UDFN6 Recommended Board Layout
FB Trace
V
IN
IN
Trace
trace and added several vias connected to
GND Plane
EN Trace
Trace
Trace
V
SW
OUT