LIS331DLTR STMicroelectronics, LIS331DLTR Datasheet - Page 27

IC ACCELEROMETER 3AXIS 16-LGA

LIS331DLTR

Manufacturer Part Number
LIS331DLTR
Description
IC ACCELEROMETER 3AXIS 16-LGA
Manufacturer
STMicroelectronics
Series
MEMS, nanor
Datasheet

Specifications of LIS331DLTR

Featured Product
STM32 Cortex-M3 Companion Products
Axis
X, Y, Z
Acceleration Range
±2.3g, 9.2g
Sensitivity
18mg/digit, 72mg/digit
Voltage - Supply
2.16 V ~ 3.6 V
Output Type
Digital
Bandwidth
100Hz ~ 400Hz Selectable
Interface
I²C, SPI
Mounting Type
Surface Mount
Package / Case
16-LGA
Sensing Axis
X, Y, Z
Acceleration
2 g, 8 g
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
For Use With
497-10048 - BOARD EVAL ACCELEROMETER497-8719 - DEMO BOARD BASED ON LIS331DL497-8205 - BOARD EVALUATION LIS331AL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8327-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LIS331DLTR
Manufacturer:
ST
Quantity:
8 270
Part Number:
LIS331DLTR
Manufacturer:
INF
Quantity:
3 000
Part Number:
LIS331DLTR
Manufacturer:
ST
0
Part Number:
LIS331DLTR
Manufacturer:
ST
Quantity:
20 000
Part Number:
LIS331DLTR 4000/ 10+
Manufacturer:
ST
0
Part Number:
LIS331DLTR 4000/ 10+
Manufacturer:
ST
0
Part Number:
LIS331DLTR-CDW
Manufacturer:
SHARP
Quantity:
11 470
LIS331DL
7.3
Zen bit enables the generation of Data Ready signal for Z-axis measurement channel when
set to 1. The default value is 1.
Yen bit enables the generation of Data Ready signal for Y-axis measurement channel when
set to 1. The default value is 1.
Xen bit enables the generation of Data Ready signal for X-axis measurement channel when
set to 1. The default value is 1.
CTRL_REG2 (21h)
Table 19.
1. Bit to be kept to “0” for correct device functionality
Table 20.
SIM bit selects the SPI Serial Interface Mode. When SIM is ‘0’ (default value) the 4-wire
interface mode is selected. The data coming from the device are sent to SDO pad. In 3-wire
interface mode output data are sent to SDA_SDI pad.
BOOT bit is used to refresh the content of internal registers stored in the flash memory
block. At the device power up the content of the flash memory block is transferred to the
internal registers related to trimming functions to permit a good behavior of the device itself.
If for any reason the content of trimming registers was changed it is sufficient to use this bit
to restore correct values. When BOOT bit is set to ‘1’ the content of internal flash is copied
inside corresponding internal registers and it is used to calibrate the device. These values
are factory trimmed and they are different for every accelerometer. They permit a good
behavior of the device and normally they have not to be changed. At the end of the boot
process the BOOT bit is set again to ‘0’.
FDS bit enables (FDS=1) or bypass (FDS=0) the high pass filter in the signal chain of the
sensor
HPcoeff[2:1]. These bits are used to configure high-pass filter cut-off frequency ft.
SIM
BOOT
FDS
HP
FF_WU2
HP
FF_WU1
HPcoeff2
HPcoeff1
SIM
CTRL_REG2 register
CTRL_REG2 description
BOOT
SPI Serial Interface Mode selection. Default value: 0
(0: 4-wire interface; 1: 3-wire interface)
Reboot memory content. Default value: 0
(0: normal mode; 1: reboot memory content)
Filtered Data Selection. Default value: 0
(0: internal filter bypassed; 1: data from internal filter sent to output register)
High Pass filter enabled for Free-Fall/WakeUp # 2. Default value: 0
(0: filter bypassed; 1: filter enabled)
High Pass filter enabled for Free-Fall/Wake-Up #1. Default value: 0
(0: filter bypassed; 1: filter enabled)
High pass filter cut-off frequency configuration. Default value: 00
(See
Table
21)
0
(1)
FDS
FF_WU2
HP
FF_WU1
HP
Register description
HPcoeff2
HPcoeff1
27/42

Related parts for LIS331DLTR