CS42432-DMZ Cirrus Logic Inc, CS42432-DMZ Datasheet - Page 46

• Manufacturer Part Number: CS42432-DMZ
• Description: IC, AUDIO CODEC, 24BIT, 200KHZ, MQFP-52
• Manufacturer: Cirrus Logic Inc

Specifications of CS42432-DMZ

• Audio Codec Type: Stereo
• No. Of Adcs: 4
• No. Of Dacs: 6
• No. Of Input Channels: 4
• No. Of Output Channels: 6
• Adc / Dac Resolution: 24bit
• Sampling Rate: 200kSPS
• Ic Interface Type: I2C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

46
7.12
7.12.1 Invert Signal Polarity (INV_AINX)
7.13
7.13.1 CLOCK ERROR (CLK ERROR)
7.13.2 ADC Overflow (ADCX_OVFL)
Reserved
Reserved
7
7
ADC Channel Invert (Address 17h)
Status (Address 19h) (Read Only)
For all bits in this register, a “1” means the associated error condition has occurred at least once since the
register was last read. A”0” means the associated error condition has NOT occurred since the last reading
of the register. Reading the register resets all bits to 0. Status bits that are masked off in the associated
mask register will always be “0” in this register.
Default = 0
0 - Disabled
1 - Enabled
Function:
When enabled, these bits will invert the signal polarity of their respective channels.
Default = x
Function:
Indicates an invalid MCLK to FS ratio. This status flag is set to “Level Active Mode” and becomes active
during the error condition. See
Default = x
Function:
Indicates that there is an over-range condition anywhere in the CS42432 ADC signal path of each of the
associated ADC’s.
Reserved
Reserved
6
6
Reserved
Reserved
5
5
Table 7. Example AIN Volume Settings
Binary Code
0011 0000
0000 0000
1000 0000
0111 1111
1111 1110
1111 1111
“System Clocking” on page 31
Reserved
···
···
···
Reserved
4
4
CLK Error
INV_AIN4
Volume Setting
3
3
-0.5 dB
+24 dB
+24 dB
-64 dB
-1 dB
0 dB
···
···
···
for valid clock ratios.
Reserved
INV_AIN3
2
2
ADC2_OVFL
INV_AIN2
1
1
CS42432
ADC1_OVFL
INV_AIN1
DS673F2
0
0